Classifications

• • C—CHEMISTRY; METALLURGY
  • C30—CRYSTAL GROWTH
  • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
  • C30B25/00—Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
  • C30B25/02—Epitaxial-layer growth
• • C—CHEMISTRY; METALLURGY
  • C30—CRYSTAL GROWTH
  • C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
  • C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
  • C30B29/10—Inorganic compounds or compositions
  • C30B29/36—Carbides
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
  • H01L21/02104—Forming layers
  • H01L21/02365—Forming inorganic semiconducting materials on a substrate
  • H01L21/02367—Substrates
  • H01L21/0237—Materials
  • H01L21/02373—Group 14 semiconducting materials
  • H01L21/02378—Silicon carbide
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
  • H01L21/02104—Forming layers
  • H01L21/02365—Forming inorganic semiconducting materials on a substrate
  • H01L21/02367—Substrates
  • H01L21/02433—Crystal orientation
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
  • H01L21/02104—Forming layers
  • H01L21/02365—Forming inorganic semiconducting materials on a substrate
  • H01L21/02518—Deposited layers
  • H01L21/02521—Materials
  • H01L21/02524—Group 14 semiconducting materials
  • H01L21/02529—Silicon carbide
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
  • H01L21/02104—Forming layers
  • H01L21/02365—Forming inorganic semiconducting materials on a substrate
  • H01L21/02518—Deposited layers
  • H01L21/0257—Doping during depositing
  • H01L21/02573—Conductivity type
  • H01L21/02576—N-type
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
  • H01L21/02104—Forming layers
  • H01L21/02365—Forming inorganic semiconducting materials on a substrate
  • H01L21/02518—Deposited layers
  • H01L21/0257—Doping during depositing
  • H01L21/02573—Conductivity type
  • H01L21/02579—P-type
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
  • H01L21/02104—Forming layers
  • H01L21/02365—Forming inorganic semiconducting materials on a substrate
  • H01L21/02518—Deposited layers
  • H01L21/0257—Doping during depositing
  • H01L21/02573—Conductivity type
  • H01L21/02581—Transition metal or rare earth elements
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
  • H01L21/02104—Forming layers
  • H01L21/02365—Forming inorganic semiconducting materials on a substrate
  • H01L21/02518—Deposited layers
  • H01L21/02587—Structure
• • H—ELECTRICITY
  • H01—ELECTRIC ELEMENTS
  • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
  • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
  • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
  • H01L21/02104—Forming layers
  • H01L21/02365—Forming inorganic semiconducting materials on a substrate
  • H01L21/02612—Formation types
  • H01L21/02617—Deposition types
  • H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
  • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
  • H10D62/40—Crystalline structures
  • H10D62/405—Orientations of crystalline planes
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
  • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
  • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
  • H10D62/83—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
  • H10D62/832—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge being Group IV materials comprising two or more elements, e.g. SiGe
  • H10D62/8325—Silicon carbide
• • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
  • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
  • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
  • Y10T428/00—Stock material or miscellaneous articles
  • Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
  • Y10T428/24777—Edge feature
• • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
  • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
  • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
  • Y10T428/00—Stock material or miscellaneous articles
  • Y10T428/30—Self-sustaining carbon mass or layer with impregnant or other layer

Definitions

• This invention relates to silicon carbide (SiC) epitaxial layers grown on substrates offcut towards ⁇ 1 1 00 > , to devices comprising such SiC epitaxial layers, and to a method of making such SiC epitaxial layers.
• SiC silicon carbide
• N-type doping concentrations are typically in the range of 10 18 atoms cm “ 3 , with some reports describing doping levels >10 19 atoms cm “3 , but higher doping concentrations and more efficient dopant incorporation (of both n-type and p-type dopants) are desired.
• Epilayers may offer lower defect densities and more controlled doping compared to substrate doping or dopant implantation into the substrate.
• a uniform surface should facilitate the desired removal of material during device fabrication.
• a uniform epitaxial structure increases the ability to accurately predict how much material is removed during etching, and both the inter-wafer and the run-to-run etching variations are reduced. Smooth and uniform surfaces, especially in cases such as evaporated Schottky contact metals, will lead to improved device performance.
• the epitaxial layer comprising the channel can be polished to remove the steps on the surface that alter channel mobility (see S. Scharnholz, E. Stein von Kamienski, A.
• the zig-zagged step structure found on SiC offcut towards the ⁇ 1120 > is also likely to have a higher density of bonding disparities including dangling bonds that may cause high interface trap densities. Additionally, the large surface area exposed to ambient on the zig-zagged
• the present invention in one aspect relates to an epitaxial SiC film, grown on an offcut surface of a SiC substrate having a hexagonal crystal structure, with the offcut surface having an offcut angle of from about 6 to about 10 degrees, and the crystallographic direction of the offcut surface being towards one of the six equivalent ⁇ 1 100 > directions of the substrate + 7.5 degrees.
• the invention in another aspect relates to a silicon carbide article, comprising:
• a SiC substrate of hexagonal crystal form with an offcut surface having an offcut angle of from about 6 to about 10 degrees, and the crystallographic direction of the offcut surface being towards one of the six equivalent ⁇ 1 100 > directions of the substrate ⁇ 7.5 degrees;
• the present invention relates in yet another aspect to silicon carbide epitaxial material, grown
• the invention relates in another aspect to a 4H-SiC epilayer film grown on a (0001) 4H-SiC
• a further aspect of the invention relates to a 4H-SiC epilayer film grown on a (0001) 4H-SiC
• the epilayer film has an average root mean square roughness not exceeding about 2.0 nanometers, and preferably less than 1 nanometer.
• Another aspect of the invention relates to a silicon carbide article comprising a 4H-SiC
• epitaxial material on a (0001) 4H-SiC single crystal substrate offcut towards the ⁇ 1 1 00 > crystalline direction of the substrate.
• a still further aspect of the invention relates to a silicon carbide article comprising a 4H-S ⁇ C
• the invention relates to a silicon carbide article comprising a 4H-SiC
• epilayer film grown on a (0001) 4H-SiC substrate offcut towards the ⁇ 1 1 00 > crystalline direction of the substrate, and having an average root mean square roughness not exceeding about 2.0 nanometers, and preferably less than 1 nanometer.
• silicon carbide article includes a silicon carbide epitaxial film on a silicon carbide base material.
• the silicon carbide base material may constitute a substrate body (e.g., wafer) formed of silicon carbide, or the silicon carbide base material may comprise a intermediate layer on which the silicon carbide epitaxial film is formed, for example as part of a multilayer microelectronic device (e.g., circuit) structure or as a part of some other structural body or form including the silicon carbide epitaxial film on the silicon carbide base material.
• the SiC films of the present invention may be employed for a wide variety of microelectronic devices or device precursor structures, including, without limitation, Schottky and p-n diode rectifiers, SiC photo-diodes and SiC light emitting diodes, switching devices, including field effect transistors (e.g., JFET, MOSFET and MESFET devices), monolithic integrated SiC operational amplifier chips, digital logic gates, latches, flip-flops, binary counters, half adder circuits, non-volatile random access memory (NVRAM) arrays and other SiC digital integrated circuits.
• field effect transistors e.g., JFET, MOSFET and MESFET devices
• monolithic integrated SiC operational amplifier chips digital logic gates, latches, flip-flops, binary counters, half adder circuits, non-volatile random access memory (NVRAM) arrays and other SiC digital integrated circuits.
• NVRAM non-volatile random access memory
• a broad method aspect of the invention relates to a method of forming a silicon carbide epitaxial film, comprising depositing such film on a silicon carbide crystaUine substrate offcut
• the invention in another method aspect, relates to a method of forming a silicon carbide epitaxial film, comprising depositing such film on a (0001) 4H-SiC crystalline substrate offcut
• a further method aspect of the invention relates to a method of forming a silicon carbide epitaxial film, comprising growing such film on a (0001) 4H-SiC crystalline substrate offcut
• the growing step comprises:
• the silicon-containing material and the carbon-containing material in the above method may comprise a single source material in which the source reagent contains silicon and carbon, in a single compound, adduct or coordination complex.
• Figure 1 is a schematic representation of a hexagonal SiC crystal structure showing the respective directions of such crystal structure.
• Figure 3 shows the AFM scan for an epilayer grown on 4H-SiC (0001) offcut 8° - ⁇ 1120 > .
• Figure 4 shows an AFM scan for an epilayer grown on 4H-SiC (0001) offcut 8° — > ⁇ 1 TOO > .
• Figure 5 shows variation of donor concentration measured by CV analysis via variation of C/Si (constant partial pressure N 2 , triangles) and variation of partial pressure N 2 (constant C/Si, squares) for films grown on 4H-SiC (0001) offcut 8° ⁇ ⁇ lloo > .
• Figure 6 shows variation of Al concentration (SIMS analysis) via variation of TEA flow for films grown on 4H-SiC (0001) offcut 8° ⁇ ⁇ llOO > .
• Figure 7 shows a SIMS nitrogen profile of a 15.5 ⁇ m thick epilayer grown on 4H-SiC (0001) offcut 8° ⁇ ⁇ ll00 > .
• Figure 8 shows the bonding configuration of the ⁇ 1 1 00 > surface of a (0001) 4H-SiC material.
• offcut epitaxial SiC growth surface is described herein for various hexagonal crystallographic forms of SiC, in corresponding hexagonal directional notation.
• suitable offcut surfaces may be analogously described with respect to their planes, angles and directions, in equivalent crystallographic directional notations that are specific to such other crystalline forms.
• the substrate has a planar growth surface (interface) that is offcut, i.e., inclined with respect to the axis of a basal plane thereof, with (I) an angle of inclination between the planar growth surface and the axis of the basal plane (offcut angle) from about 6 to about 10 degrees, more preferably from about 7 to about 9 degrees and most preferably about 8 degrees, and (II) the crystallographic direction of the inclined planar growth surface being towards one of the six equivalent ⁇ lT ⁇ O > directions of the substrate ⁇ 7.5 degrees (i.e., such direction being within an arc range of 15 degrees that is centered on the ⁇ 1 100 > direction as the midpoint of such range).
• the epitaxial SiC film formed on the substrate preferably is an SiC film of the same polytype as the substrate, and the epitaxial film is suitably homoepitaxially deposited on the substrate interface surface.
• the silicon carbide films of the present invention possess a smooth surface morphology, within an edge exclusion area (the edge exclusion area generally having an edge thickness dimension on the order of about 3 millimeters).
• Such smooth surface is characterized by a root mean square roughness not exceeding about 2 nanometers (20 Angstroms) in magnitude, and more preferably such smooth surface has a root mean square roughness of less than about 1 nanometer (10 Angstroms) in magnitude.
• All root mean square values of surface roughness herein refer to root mean square roughness values as measured on a 20 ⁇ m x 20 ⁇ m area using a Digital Instruments Dimension 3000 atomic force microscope with a probe tip radius of 5 nanometers (run).
• Such silicon carbide epitaxial films also have a substantially uniform thickness and a low defect density (it being recognized that different polytypes have differing varieties of and susceptibility to defects; e.g., triangle defects are specific to 4H-SiC) that is compatible with microelectronic device applications.
• the silicon carbide film is amenable to doping with p- type dopants and/or n-type dopants, which may selectively be incorporated in the film, or selected region(s) thereof, at any suitable dopant concentration, e.g., a concentration of from about 1 x 10 13 to about 1 x 10 21 atoms • cm "3 .
• n-type doping can be carried out using nitrogen as the dopant species and gaseous nitrogen as the dopant source gas. Techniques such as site competition epitaxy can be used to enhance the incorporation of nitrogen so that heavily-doped epitaxial layers can be fabricated, e.g., for ohmic contacts.
• P- type doping can be carried out using aluminum as the dopant species and trimethylaluminum or triethylaluminum as the dopant source reagent, or alternatively using boron as the dopant species and diborane or other boron-containing precursor as the dopant source reagent.
• N-type and p-type doping may be selectively used to form corresponding p-n junctions in the film material.
• the present invention overcomes the problems of prior art SiC materials discussed in the Background of the Invention section hereof, by the provision of SiC epitaxial growth on SiC substrates, as more fully shown hereinafter with reference to (0001) 4H-SiC substrates, that are
• substrate crystalline orientation is a key factor in determining the quality of SiC epitaxial layers formed by chemical vapor phase epitaxy.
• substrate crystalline orientation is a key factor in determining the quality of SiC epitaxial layers formed by chemical vapor phase epitaxy.
• the epilayer replicates the stacking order of the substrate, and high quality homoepitaxial growth ensues.
• the present invention embodies the use of silicon carbide substrates, e.g., (0001) SiC
• high quality 4H-SiC epilayers can be grown on (0001) 4H-SiC
• the invention permits unexpectedly higher doping levels to be achieved on the ⁇ 1 1 00 >
• offcut epilayers compared to the ⁇ 1120 > offcut epilayers for identical doping deposition conditions. Furthermore, a substantially more uniform surface structure is produced, providing correspondingly improved etching, polishing and oxide formation.
• Fig. 1 The crystal directions of hexagonal SiC are illustratively shown in Fig. 1 with respect to the ⁇ 0001> (c-axis) direction.
• the invention will now be described with reference to the formation of a 4H-SiC epitaxial layer on an offcut (0001) 4H-SiC substrate, in accordance with a preferred embodiment of the invention.
• the 4H-SiC epitaxial material of the invention may be formed as a layer on the offcut (0001) 4H-SiC substrate by a growth process in which silicon- and carbon-containing precursor vapor, e.g., deriving from a mixture of silane gas and methane gas, or other silicon and carbon source reagents, optionally and preferably in a carrier gas such as hydrogen, are introduced to the growth chamber containing the offcut (0001) 4H-SiC substrate under appropriate growth conditions, e.g., of flow rates and concentration of the silicon source and carbon source reagents, elevated temperature, and appropriate pressure ranging from atmospheric to subatmospheric pressure (preferably subatmospheric pressure), to produce an epitaxial growth on the offcut growth surface of the substrate.
• silicon- and carbon-containing precursor vapor e.g., deriving from a mixture of silane gas and methane gas, or other silicon and carbon source reagents, optionally and preferably in a carrier gas such as hydrogen
• the epitaxial 4H-SiC material formed on the substrate may be grown to any suitable thickness, e.g., from about 0.002 to 400 micrometers, as may be necessary or desirable in a given application of the method and resultant film material.
• the film material may be grown to appropriate thickness and utilized on the substrate, or it may be separated from the substrate, e.g., by internal pressure fracturing techniques, etch removal of the substrate, or other suitable procedure, to provide a thin film body of the 4H-SiC material, as a free-standing (self- supporting) entity.
• the 4H-SiC epitaxial material of the invention may be doped during its growth by in-situ doping techniques using appropriate n-type and/or p-type dopant species, as appropriate to the desired end use of the epilayer material.
• the epilayer material may be doped subsequent to its formation, by ion implantation, diffusion or other suitable techniques.
• the 4H-SiC epitaxial material of the invention is of superior device quality, and may be used for the fabrication of microelectronic device structures thereon and/or therein, e.g., MOSFETs, other semiconductor device structures, diodes, capacitors, memory cell architectures, etc.
• SiC film formation processes may be employed in the broad practice of the invention to form the epitaxial SiC layer on the substrate, including bulk growth techniques, the modified Lely process, epitaxial growth techniques, molecular beam epitaxy, and chemical vapor deposition.
• the silicon and carbon source reagents may be of any suitable type, e.g., silane as a silicon source reagent, and a hydrocarbon gas such as methane, propane, etc., as the carbon source reagent. It is also possible to utilize a single source reagent, containing both carbon and silicon atoms, as the source material for the silicon carbide film.
• 4H-SiC epitaxial films were grown on single crystal 4H-SiC wafers oriented 8 ⁇ 1° from (0001) towards either the ⁇ ll00 > or ⁇ 1120 > .
• the films were grown in a horizontal quartz water-cooled reaction chamber, although other reactor configurations are possible.
• the 4H-SiC films were grown at 100 Torr using dilute SiH 4 and CH 4 with a H 2 carrier gas.
• other Si- and C-containing precursors can be used to produce the SiC films.
• Growth temperatures were typically in the range of 1450 - 1550°C, and were obtained by placing the wafer on a graphite-based susceptor and heating using RF induction. Many growth system designs are possible, and can be constructed by those skilled in the art of epitaxial growth. Intentional doping was accomplished using N 2 gas to provide the n-type dopant (N) and triethylaluminum (TEA) to provide the p-type dopant (Al).
• N n-type dopant
• TEA triethylaluminum
• Other dopant precursors including, without limitation, PH 3 , B 2 H 6 , TMA, and various vanadium-containing precursors can also be used.
• the specific growth parameters chosen for this illustrative embodiment of the invention were those identified as optimal for growth on 4H-SiC (0001) offcut 8° ⁇ ⁇ 1120 > ; no effort was made to optimize the growth parameters for epitaxial growth on 4H-SiC (0001) offcut 8° -»
• Suitable process conditions of temperature, pressure, and gas flows can be selected and optimized by those skilled in the art, for the desired epitaxial growth operation.
• results of the above-described growth of SiC included smooth surface morphologies for the 4H-SiC epilayers grown on both substrate orientations. No large-scale step bunching or rough 3D growth was observed, even for epilayers as thick as 15 ⁇ m.
• Triangular 3C inclusions commonly observed in 4H-SiC growth on substrates oriented towards
• LEED spot intensity and spot profiles were used to examine the near-surface region of 4H-SiC epitaxial films grown on substrates oriented towards ⁇ 1 100 > , following the procedure of M. Henzler, Appl. Surf. Sci. 11/12, 450 (1962). Bright, sharp diffraction patterns, indicative of high crystalline quality, are observed; the inset in Figure 2 shows a typical lxl LEED pattern at an incident electron energy of 80 eV. A position-dependent study of the (01) beam spot
• the LEED (01) beam intensity profile of Figure 2 was produced by directing the incident 80eV
• Atomic force microscopy (AFM) analysis revealed that 4H-SiC epitaxial films grown on substrates offcut towards either ⁇ 1120 > or ⁇ 1 100 > were very smooth, exhibiting an average RMS roughness that was always less than 0.8nm (400 ⁇ m 2 scan area). Over 20 ⁇ ll00 > - oriented epilayers were studied using AFM; a data analysis is set out hereinafter for a typical subset of these growths. The RMS roughness for epilayers grown during the same growth run on both offcut directions were similar for comparable film thickness and scan size, increasing only slightly with increasing epilayer thickness.
• substrates oriented towards ⁇ 1120 > exhibited a more irregular step structure.
• the direction of the steps on both offcut orientations was parallel to the offcut direction, consistent with step flow growth.
• step heights both offcut directions
• the most common step height was 0.5nm, equal to two Si-C bilayers or half the 4H unit cell height. Steps of 4 Si-C bilayers were also observed, but with less frequency than observed on epilayers grown on 4H-SiC (0001) offcut 3.5° ⁇ ⁇ 1120 >
• FIG. 3 shows the AFM scan for an epilayer grown on 4H-SiC (0001) offcut 8°
• Figure 4 shows an AFM scan for an epilayer grown on 4H-SiC (0001) offcut 8° towards ⁇ 1120 > .
• Figure 5 shows n-type doping control both by variation of input nitrogen partial pressure and by site competition epitaxy (C/Si ratio variation) for 4H-SiC epilayers grown on substrates offcut 8° towards ⁇ 1120 > .
• the n-type doping density increases with increased input N 2 partial pressure as expected.
• the n-type doping density decreases with increasing C/Si, as expected by the "site competition" model developed by Larkin et al. (D. J. Larkin, P. G. Neudeck, J.A. Powell, and L. G. Matus, Appl. Phys. Lett. 65, 1659 (1994)).
• P-type (Al) doping control via TEA flow variation is also demonstrated in Figure 6 for films grown on (0001) 4H-SiC
• N detection limit is 2 ⁇ l0 16 cm "3 ).
• the N level remains constant throughout the epilayer, and the undoped layer is clearly seen.
• the N doped region, the undoped region (ud) and the substrate (sub) are marked.
• the inset shows a SEM micrograph of the film cross section.
• Figure 8 shows the bonding configuration of the ⁇ 1 1 00 > surface.
• SiC epilayers were grown on on-axis ⁇ 1120 > and ⁇ 1 1 00 > SiC substrates.
• the unintentional n-type doping was almost an order of magnitude higher on
• the ⁇ 1 1 00 > orientation may eliminate the need for this additional step.
• the SiC MESFET frequency response will be improved by a reduction in contact- induced parasitic series resistance.
• Higher n-type doping levels can be achieved using the doping parameters described herein, because of the increased doping efficiency of this orientation.
• the crystal quality is maintained, and the doping levels can be fully controlled, when the ⁇ 1 1 00 > offcut direction is used.
• the unintentional impurity levels can also be kept sufficiently low to attain the desired doping levels.
• the more uniform surface structure evident in Figure 5 also facilitates the removal of material during device fabrication.
• the uniform structure increases the ability to accurately predict how much material is removed during etching, and the run-to-run and inter-wafer variation is reduced. Smooth and uniform etched surfaces improve the quality of the device passivation, the performance of etched Schottky contacts, and the overall device performance.
• the more uniform, parallel-step surface structure on the ⁇ 1 1 00 > -offcut epitaxial surface facilitates high-quality oxide formation by reducing the density of interface trap states.
• the oxide deposited on the ⁇ 1 1 00 > miscut direction surface will require a higher electric field for breakdown.
• Increased step bunching, even at low numbers of bilayers, e.g., 4 bilayers, may contribute to oxide breakdown. If the step bunching that has been observed on both miscut surfaces for very thick layers causes oxide
• polishing can be effected more uniformly on the ⁇ 1 1 00 > surface.

Landscapes

• Engineering & Computer Science (AREA)
• Physics & Mathematics (AREA)
• Power Engineering (AREA)
• Microelectronics & Electronic Packaging (AREA)
• Computer Hardware Design (AREA)
• Manufacturing & Machinery (AREA)
• General Physics & Mathematics (AREA)
• Condensed Matter Physics & Semiconductors (AREA)
• Chemical & Material Sciences (AREA)
• Crystallography & Structural Chemistry (AREA)
• Materials Engineering (AREA)
• Inorganic Chemistry (AREA)
• Organic Chemistry (AREA)
• Metallurgy (AREA)
• General Chemical & Material Sciences (AREA)
• Chemical Kinetics & Catalysis (AREA)
• Crystals, And After-Treatments Of Crystals (AREA)
• Chemical Vapour Deposition (AREA)

Priority Applications (3)

Applications Claiming Priority (2)

Publications (2)

Family

ID=23329332

Family Applications (1)

Country Status (7)

Cited By (13)

Families Citing this family (46)

Family Cites Families (7)

• 1999
  • 1999-06-24 US US09/339,510 patent/US6329088B1/en not_active Expired - Lifetime
• 2000
  • 2000-06-01 KR KR1020017016473A patent/KR100716522B1/ko not_active Expired - Lifetime
  • 2000-06-01 AU AU76993/00A patent/AU7699300A/en not_active Abandoned
  • 2000-06-01 CN CNB008094314A patent/CN1164417C/zh not_active Expired - Lifetime
  • 2000-06-01 EP EP00966685A patent/EP1214190A4/en not_active Withdrawn
  • 2000-06-01 JP JP2001505042A patent/JP2003502857A/ja active Pending
  • 2000-06-01 WO PCT/US2000/015155 patent/WO2000079570A2/en not_active Ceased
• 2001
  • 2001-11-01 US US10/001,476 patent/US6641938B2/en not_active Expired - Lifetime

Also Published As

Similar Documents

Legal Events