WO2000022763A1 - Unite de commande de noeud d'un noeud d'acces dans un systeme de telecommunication synchrone, et procede de commande du basculement d'une unite fournissant des signaux d'horloge dans un systeme de telecommunication - Google Patents

Unite de commande de noeud d'un noeud d'acces dans un systeme de telecommunication synchrone, et procede de commande du basculement d'une unite fournissant des signaux d'horloge dans un systeme de telecommunication Download PDF

Info

Publication number
WO2000022763A1
WO2000022763A1 PCT/EP1998/006477 EP9806477W WO0022763A1 WO 2000022763 A1 WO2000022763 A1 WO 2000022763A1 EP 9806477 W EP9806477 W EP 9806477W WO 0022763 A1 WO0022763 A1 WO 0022763A1
Authority
WO
WIPO (PCT)
Prior art keywords
node
control unit
ncu2
clock
node control
Prior art date
Application number
PCT/EP1998/006477
Other languages
English (en)
Inventor
Antti Poutanen
Original Assignee
Nokia Networks Oy
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nokia Networks Oy filed Critical Nokia Networks Oy
Priority to PCT/EP1998/006477 priority Critical patent/WO2000022763A1/fr
Priority to AU11533/99A priority patent/AU1153399A/en
Publication of WO2000022763A1 publication Critical patent/WO2000022763A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0635—Clock or time synchronisation in a network
    • H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
    • H04J3/0688—Change of the master or reference, e.g. take-over or failure of the master
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J2203/00—Aspects of optical multiplex systems other than those covered by H04J14/05 and H04J14/07
    • H04J2203/0001—Provisions for broadband connections in integrated services digital network using frames of the Optical Transport Network [OTN] or using synchronous transfer mode [STM], e.g. SONET, SDH
    • H04J2203/0057—Operations, administration and maintenance [OAM]
    • H04J2203/006—Fault tolerance and recovery
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J2203/00—Aspects of optical multiplex systems other than those covered by H04J14/05 and H04J14/07
    • H04J2203/0001—Provisions for broadband connections in integrated services digital network using frames of the Optical Transport Network [OTN] or using synchronous transfer mode [STM], e.g. SONET, SDH
    • H04J2203/0089—Multiplexing, e.g. coding, scrambling, SONET

Definitions

  • the invention relates to a node control unit forming part of an access node in a synchronous telecommunication system, being selected as a first (master) node control unit for regular clock supply of tributary units, to which is associated a second (slave) node control unit for alternative clock supply of the tributary units, each node control unit including a node clock, a monitoring unit for monitoring different hardware units (e.g. node clock, ASIC, oscillator) and outputting interrupts in case of detected failures in one of the hardware units, a software unit for receiving the interrupts outputted by the monitoring unit and for evaluating whether the interrupts indicate a failure.
  • the invention equally relates to a method for controlling in a telecommunication system a switchover of clock supply.
  • Synchronized or partly synchronized telecommunication networks like SDH (synchronous digital hierarchy) networks operate at least in parts of the system with completely synchronized transmissions. Sometimes there is even provided a synchronization between different telecommunication networks.
  • Node clocks forming part of node control units of an access node have to take care of the synchronous operating of all elements within the network or networks or within all subsystems. A protection of this synchronous operating is essential for the desired continuous synchronous operation.
  • NCU node control unit
  • a second protecting (or slave) node clock in another node control unit which is designed for and capable of taking over the clocking if necessary.
  • Fig. 1 shows a known clock distribution system of an access node.
  • a working node control unit NCUl and a protecting node control unit NCU2 consist of a phase locked loop for the synchronous equipment clock (SEC- PLL) , a reference clock (EXT)-PLL and a selector logic, which is only roughly indicated in figure 1.
  • the units have four 2 Mbit/s interfaces operating independently from the node control units, each of the 2 Mbit/s interfaces being usable as a reference for the respective node clock.
  • a first node clock distribution line NCLK1 is reserved for the master node clock and a second node clock distribution line NCLK2 is reserved for the slave node clock.
  • Two tributary units TU1,TU2 are shown, each receiving clocking from the node clock distribution line NCKL1/NCKL2 that is provided with the clock (SEC) of the presently activated node control unit NCU1/NCU2.
  • the tributary units can be, e.g., POTS/ISDN tributary units TU1 or 2M tributary units TU2.
  • System software of the master node control unit NCUl that is responsible for node synchronization continuously selects the best reference in the node for use for the PLLs .
  • the active master unit in which the node clock for the regular supply is located has to be removed from time to time for maintenance purposes.
  • the operator determines the time when a switch from the regular node control unit to the protection node control unit is to be carried out.
  • the protective unit is activated via a service terminal and after that it is possible to remove the old master unit. Thereby, time gaps between deactivation of the first node clock and activation of the second clock can be avoided.
  • the time for the switching over cannot be planned beforehand.
  • a master unit may have to be removed from the sub-rack because of some installation failure.
  • an internal hardware failure can be detected by the system so that a change of the master unit by an automatic protection switching becomes necessary.
  • the start of updated software which is currently usually done through a reset, may cause discontinuity in the system clock signal .
  • a node control unit according to the preamble, comprising
  • each node control unit for generating control signals according to received signals from the software unit and hardware units, the hardware blocks being mutually interlinked by first control lines for informing the presently inactive node control unit to take over the node clock supply from the presently active node control unit and
  • control lines being associated with each node control unit for transferring a status information about each node clock from said hardware blocks to all tributary units.
  • the advantage of the access node and the method according to the invention is that they offer a very fast response time in case of a failure of the working clock, thereby minimizing the interruption of the clock supply.
  • the number of control lines on the back-plane is moreover minimized.
  • the operation of the software is simplified for an access node or a method according to the invention.
  • the software is responsible to ensure that all conditions in the node are fulfilled to move to a "protected waiting mode". After that the hardware is responsible to take care of a switch over if needed. After a switch over, all unnecessary software components of the old master unit are shut down and the necessary software components of the old slave unit, which is now the new master unit, are started.
  • Fig. 1 shows a clock distribution system of a known access node
  • Fig. 2 shows a preferred embodiment of an implementation of the automatic hardware switching according to the invention
  • Fig. 3 shows a flow-chart illustrating the automatic protection switching in a preferred embodiment of the invention
  • Fig. 4 shows the state machine of an embodiment of a hardware block according to the invention.
  • Fig. 5 shows the slot allocation in an access node sub- rack system.
  • FIG. 2 shows an access node clock distribution system in a synchronous telecommunication network. It comprises two identical node control units, one of them being designated as master (NCUl) and the other as slave (NCU2) node control unit.
  • Each node control unit comprises a software unit ⁇ Pl, ⁇ P2 which is used also as unit protection manager, a hardware block TRAP1,TRAP2 generating all back-plane control signals, a node clock SEC1,SEC2 of which PLL and reference signals are not shown.
  • Surveying units of node clock functions, ASICs and oscillators are connected to a monitoring unit MU1,MU2 providing an input for the software unit ⁇ Pl, ⁇ P2.
  • the software unit ⁇ Pl, ⁇ P2 has several signal lines (S -EN, FORCE,M/S, GIVE- UP, READ-BACK, DEFECT, SW-RESET) to the hardware block TRAP1,TRAP2.
  • the output of the surveying unit of the power supply is directly connected to an input of the hardware block TRAP1,TRAP2.
  • An output of the hardware block TRAP1,TRAP2 is supplied to driver elements DR1,DR2, e.g. LVT drivers, inserted at the output of the node clock SEC1,SEC2 and of an additional one-state signal.
  • Dedicated first control lines SOSl,SOS2 form a connection between the hardware blocks TRAP1 of node control unit NCUl and TRAP2 of node control unit NCU2.
  • Node clock line NCLK1,NCLK2 There are provided two node clock lines NCLK1,NCLK2.
  • Node clock line NCLK1 is exclusively used for providing the signal of node clock SEC1 of the master node control unit NCUl.
  • Node clock line NCLK2 is exclusively used for providing the signal of node clock SEC2 of the slave node control unit NCU2.
  • two further control lines A and B carrying information about the status of node clock line NCLK1 and node clock line NCLK2, respectively.
  • the status of node clock, ASICs and oscillators are monitored by a monitoring unit MU1,MU2 generating interrupts that are passed on to the unit protection manager, the functions of which are realized by the software unit ⁇ Pl, ⁇ P2.
  • the software unit ⁇ Pl, ⁇ P2 According to the received interrupts and other information like manual inputs, the software unit ⁇ Pl, ⁇ P2 outputs control bits to the hardware block TRAP1,TRAP2. To the respective bits transmitted in each connection is assigned the following information:
  • node clock driver DR1,DR2 active 1 node clock driver DR1,DR2 inactive
  • the unit is configured as slave unit when protection is initialized 1: the unit is configured as master unit when protection is initialized
  • a signal READ-BACK can be transmitted back from the hardware block TRAP1,TRAP2 to the unit protection manager for confirming some input to the hardware block TRAP1,TRAP2, e.g., if the hardware block TRAP1 of the master node control unit NCUl is really set to master or if some failure-information transmitted via DEFECT or HW-RESET bits was received by the hardware block TRAP1.
  • the signals transmitted via control lines SOSl,SOS2 between the hardware blocks TRAP1,TRAP2 of the two node control units NCU1,NCU2 can also have two different states. Only the signal from the presently active node control unit (as signal SOS-OUT) to the present stand-by node control unit (as signal SOS-IN) is of relevance.
  • driver enable signal DR_EN transmitted from the hardware block TRAP1,TRAP2 to the driver of the node clock SEC1,SEC2 for its access to the assigned node clock line NCLK1,NCLK2 and to the driver DR1,DR2 via which a signal is transmitted to control line A in case of node control unit NCUl and to control line B in case of node control unit NCU2. If this signal DR_EN has the value "0" no signal is transmitted to the respective node clock line NCLK1,NCLK2 and to the respective control line A, B.
  • DR_EN has the value "1" the output of the node clock SEC1,SEC2 is transmitted to the respective node clock line NCLK1, NCLK2 and the control line A, B receives the signal that the assigned node clock line NCLK1, NCLK2 is supplied with the clock signal that is to be used.
  • Control lines A, B are monitored both within each node control unit NCU1,NCU2 with the possibility to generate an interrupt signal. If both lines are "1" it indicates that both NCUs try to be master NCU. If both lines are "0” it means that the inactive NCU has not made a successful switch-over. Further connections of the node control units NCU1,NCU2 to the node clock access lines NCLK1,NCLK2 and the control lines A, B are drawn with dotted lines. These illustrate the possibility to use a certain node control unit either for a first node clock access line NCLK1 and a first control line A or alternatively for a second node clock access line NCLK2 and a second control line B so that a flexible implementation is possible.
  • a tributary unit TU In addition to the node control units NCU1,NCU2 and clock and control lines NCLK1, NCLK2,A,B, SOSl, SOS2, a tributary unit TU is shown.
  • the tributary unit TU comprises a reference table RT which receives inputs from control lines A and B.
  • the reference table RT is connected to one of the selectable inputs of a selector SELl for selecting between the output of the reference table RT and software based information.
  • Selector SELl is connected to a second selector SEL2 for selecting between an input of signals from node clock line NCLK1 and NCLK2.
  • the user has selected a non revertive protection mode and wants to activate the node clock protection by inputting an clock protection activation command.
  • the system software which is responsible for automatic switching, receives this command and checks, if the general node configuration supports a node clock protection. Moreover, the unit protection manager checks if both node control units NCU1,NCU2 work properly.
  • the system is now ready to activate the automatic protection mode. It is not yet clear, though, that all conditions needed for giving control to the hardware block are met. Therefore, the hardware control is first masked by setting the GIVE-UP bit transmitted by each of the unit protection managers to the master and slave hardware block TRAP1,TRAP2 respectively to "1", until the whole status of the protection function is checked.
  • the unit protection manager of the master unit sets the M/S bit to "1" and the unit protection manager of the slave unit sets the M/S bit to "0". This is necessary, because the hardware blocks TRAP1,TRAP2 have different tasks when operating in an active node control unit NCUl or in an protecting node control unit NCU2.
  • the unit protection manager can check additionally that the READ-BACK signal of the master hardware block TRAP1 is "1". This means that there is no protection switching request.
  • the software units ⁇ Pl, ⁇ P2 both set the GIVE-UP bit to hardware blocks TRAP1,TRAP2 of master and slave units NCU1,NCU2 to "0", signalizing that the software is ready to give up control to the hardware and has moved to an automatic protection state.
  • the unit protection manager of the master unit NCUl monitors and analyzes the incoming interrupts from the hardware.
  • the unit protection manager software has several diagnostic functions to monitor the status of the hardware. Typically, a hardware block generates an interrupt and the unit protection manager filters and verifies the source of the alarm. If the alarm means fatal hardware failure, the unit protection manager can trigger the automatic protection with the DEFECT signal.
  • unit protection manager transmits a DEFECT bit of "1" to the hardware block TRAP1. As soon as a fatal failure is detected, unit protection manager sets the DEFECT bit to "0". Another kind of triggering of the automatic switching is taking place in case of a hardware reset as consequence of a power failure or in case of a failure signal as result of some other hardware monitoring. The necessary signal either comes directly from a power monitoring unit with a HW-RESET bit changing from "1" to "0" or from a unit watch-dog circuit or from another fast HW-monitoring circuit. Some voltages, though, are monitored by software, e.g. voltages of +12V.
  • the master hardware block TRAPl receives either a DEFECT bit of "0" or a HW-RESET bit of "0" it starts the automatic switching. Additionally, a SW-RESET-signal, which is controlled by a WATCH-DOG and informs about a software failure, can initialize an automatic switching.
  • the hardware block TRAPl of the master unit NCUl sets the DR_EN bit and the SOS-OUT bit, which previously were both "1", to "0".
  • the bus drivers of the master unit for node clock line NCLK1 and control line A are consequently deactivated, preventing thereby the supply of the clocking signal of node clock SEC1 to node clock line NCLK1 and an "NCLK1 active" signal to control line A.
  • Both NCUs can verify the switch-over status from A and B lines with their monitoring block.
  • the hardware block TRAP2 of the slave unit NCU2 receives the SOS-OUT signal of the master hardware block TRAPl as SOS-IN signal for the slave hardware block TRAP2, and reacts by activating the bus drivers DR2 of the slave unit for node clock line NCLK2 and control line B. Therefore, the node clock SEC2 signal of the slave unit NCU2 is in the following supplied to node clock line NCLK2 and a "NCLK2 active" signal to control line B.
  • the slave hardware block TRAP2 moreover generates an interrupt in order to inform the unit protection manager of the slave node control unit NCU2 that the clocking signal is now supplied to the tributary units TU by the node clock SEC2 of the slave node control unit NCU2.
  • the node synchronization is now supervised by the software of the slave node control unit NCU2, after all necessary functions of the slave node control unit NCU2 have been activated. Otherwise, i.e., in case the automatic switching was caused by a DEFECT bit of "0" indicating a node clock block failure, further node synchronization can either be supervised by the software of the slave node control unit NCU2 or continue to be supervised by the software of the master node control unit NCUl (see figure 3) .
  • the SOS-IN port of both node clock units NCU1,NCU2 has a monostable function and therefore, additional changes at the SOS-IN pin of the slave hardware block TRAP2 do not have any effect.
  • the monostable function is realized with a monostable flip-flop which is used for generating a "one way" triggering.
  • the monostable flip-flop is set with the GIVE-UP signal and thereby enabled to react to a transition in its input signal once. After triggering, the flip-flop does not follow the input signal until a re-setting of the GIVE-UP signal.
  • the control logic in the hardware blocks TRAPl, TRAP2 generating output signals DR_EN and SOS-OUT depending on the inputted signals can be designed in any suitable manner.
  • One possibility corresponding to the depicted hardware block TRAPl, TRAP2 in figure 2 is described below.
  • the hardware block TRAPl, TRAP2 of each node control unit NCU1 / NCU2 comprises an AND-gate A with inputs for the
  • a first monostable flipflop FF1 receives two input signals, the GIVE-UP signal (R-input) and the SOS-IN signal (S-input) originating from the other hardware block TRAP2, TRAPl.
  • the output of the first flipflop FF1 is used as input of a second OR-gate 02 together with the M/S-signal from the software unit ⁇ Pl, ⁇ P2.
  • the output of the first OR-gate and the inverted output of the second OR-gate are used as selectable inputs (1- input and 0-input respectively) of a first selector SI.
  • the selecting input of the selector SI is supplied with the M/S-signal.
  • the output of the first selector SI is supplied together with the GIVE-UP signal to S-input and R-input of a second monostable flipflop FF2.
  • a second selector S2 receives as one selectable input (0-input) the output signal of this second flipflop FF2 and as another selectable input (1-input) the FORCE-signal of the software unit ⁇ Pl, ⁇ P2.
  • the selecting input is provided by the SW-EN signal of the software unit ⁇ Pl, ⁇ P2.
  • the output of the second selector S2 is used as DR_EN-signal.
  • the SOS-OUT signal to the hardware block TRAP2, TRAPl in the respective other node control unit NCU2,NCU1 is provided by the output of the first OR-gate 01.
  • the state machine of the first and the second monostable flipflop FF1,FF2 is shown in figure 4. As can be seen from the diagram, if the present output of the flipflop is "0" and the next incoming bit at the S-input of the flipflop is "0", the output of the flipflop does not change. If, on the other hand, the next incoming bit at the S-input of the flipflop is "1”, the output changes to "1” . If the output of the flipflop is "1", it only changes to "0” if both, S-input and R-input, become “0” at the same time.
  • the second selector S2 which provides, apart from the connection to the second hardware block TRAP2, TRAPl, the only output of the hardware block TRAPl, TRAP2, lets pass only the FORCE-signal of the software unit ⁇ Pl, ⁇ P2.
  • the signals informing about absence or presence of a failure are passed and transformed via AND-gate A, first OR-gate 01, first selector SI, second flipflop FF2 and second selector S2, thereby determining the value of the signal DR_EN which is output by said second selector S2 and is used for controlling the drivers DR1.
  • the output of the second selector S2 i.e., the DR_EN signal
  • the output of the first OR-gate which is "1" as long as no error occurs and "0" as soon as either the DEFECT-signal, the HW-RESET-signal or the SW-RESET-signal becomes “0” as result of some failure, is used as signal SOS-OUT to the hardware block of the protecting node control unit NCUl, informing the protecting unit NCU2 about the current state of the protected unit NCUl.
  • the hardware block TRAP2 of the protecting node control unit NCU2 does not evaluate failure signals (DEFECT, HW- RESET) , but its SOS-IN signal, which is equal to the SOS- OUT signal of the master node control unit NCUl.
  • the incoming SOS-IN signal is passed and transformed via first flipflop FF1, inverter, first selector SI, second flipflop FF2 and second selector S2, resulting in the appropriate value of the DR_EN signal used for controlling drivers DR2.
  • the values of signals within the hardware blocks can be monitored at several places.
  • the output of the second flipflop FF2 which is equal to the signal DR_EN in case of hardware control
  • the input of the first flipflop which is equal to the SOS-IN signal
  • a change of the monitored signals leads to an interrupt to the software unit ⁇ Pl, ⁇ P2, thereby giving information, that a switchover has taken place.
  • the tributary units TU continuously check, whether there is a signal on control line A or control line B.
  • the reference table RT permits to determine which of the node clock lines NCLK1,NCLK2 has to be used for synchronization. Either this information or information provided by software, depending on the selection by selector SELl, is used to select via selector SEL2, which of the node clock lines NCLK1,NCLK2 is actually to be used by the tributary unit TU.
  • Figure 5 shows the fixed and the dynamic configuration of the clock and control buses managed by node control units NCU1,NCU2.
  • a node control unit can be installed in either of the existing slots. More than two node control units may be installed at the same time to the node. Also two node control units and further units with different functionalities like tributary units may be installed in one sub-rack.
  • the system software is responsible for choosing two fixed node control units to work as logical node control units. Usually this fixed configuration is changed only, when units are installed to the sub-rack.
  • the two selected units are configured as master and slave units by the system software.
  • the unit protection manager can activate and deactivate master and slave unit dynamically according to the failure restoration situation in the node .
  • the sub-rack system comprises 8 buses SOSl SOS2, NCLK1, NCLK2, MFSY1, MFSY2, A and B.
  • Node control units with access to these buses are installed in slot 1 and slot 4, the node control unit in slot 1 being configured as master unit and node control unit in slot 4 being configured as slave unit.
  • slot 2 is used for a tributary unit.
  • Slot 3 is not used. In a fixed configuration, a certain slot has to be used for a certain unit. Using a dynamic configuration, on the other hand, the operator can select freely, which slot is to be used for which unit. The necessary connections to the buses can be provided dynamically.
  • the node control unit of slot 1 is connected bi-directionally to node clock access line NCLK1, to multiframe synchronization frame line MFSY1 and control line A. Furthermore, there is provided a connection from control line B to the unit and from the unit to control line S0S2. These are all connections needed as long as the node control unit is used as working unit.
  • the node control unit inserted in slot 4 only has a bi-directional connection to control line B. Additionally, there is an input from MFSY1, from control line A and SOSl.
  • the units in both slots 1 and 4 may have additional connections from NCLK1 and NCLK2 to the unit for reasons of supervision. The described configuration is only changed, when the presently protecting unit becomes the working unit because of some fatal failure in the presently working unit.
  • the used tributary unit has incoming connections from control lines A and B, from node access line NCLK1 (dynamically switched to node access line NCLK2 if the clock supplying unit is changed) and multiframe synchronization frame line MFSY1.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

L'invention concerne une unité de commande de noeud (NCU) d'un système de télécommunication synchrone, laquelle unité se trouve associée une seconde unité de commande de noeud (NCU). Afin de permettre un basculement rapide entre une horloge d'une première unité de commande de noeud et une horloge de la seconde unité de commande de noeud, au cas où l'unité de commande de noeud active serait défaillante, l'unité de commande de noeud comprend: un bloc matériel (TRAP) dans chaque unité de commande de noeud (NCU) servant à générer des signaux de commande en fonction des signaux de défaillance reçus, les blocs matériel (TRAP) étant mutuellement interconnectés par des lignes (SOS1, SOS2) de commande, ce qui permet d'informer l'unité de commande de noeud (NCU) inactive qu'elle doit prendre le relais; des lignes (A, B) de commande associées à chaque unité de commande de noeud (NCU) en vue du transfert d'informations de statut relatives à chaque horloge (SEC1, SEC2) de noeud entre lesdits blocs matériel (TRAP) et toutes les unités asservies (TU). L'invention concerne également un procédé de mise en oeuvre du basculement.
PCT/EP1998/006477 1998-10-13 1998-10-13 Unite de commande de noeud d'un noeud d'acces dans un systeme de telecommunication synchrone, et procede de commande du basculement d'une unite fournissant des signaux d'horloge dans un systeme de telecommunication WO2000022763A1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
PCT/EP1998/006477 WO2000022763A1 (fr) 1998-10-13 1998-10-13 Unite de commande de noeud d'un noeud d'acces dans un systeme de telecommunication synchrone, et procede de commande du basculement d'une unite fournissant des signaux d'horloge dans un systeme de telecommunication
AU11533/99A AU1153399A (en) 1998-10-13 1998-10-13 Node control unit of an access node in a synchronous telecommunication system and method for controlling switchover of clock supply in a telecommunication system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/EP1998/006477 WO2000022763A1 (fr) 1998-10-13 1998-10-13 Unite de commande de noeud d'un noeud d'acces dans un systeme de telecommunication synchrone, et procede de commande du basculement d'une unite fournissant des signaux d'horloge dans un systeme de telecommunication

Publications (1)

Publication Number Publication Date
WO2000022763A1 true WO2000022763A1 (fr) 2000-04-20

Family

ID=8167094

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/EP1998/006477 WO2000022763A1 (fr) 1998-10-13 1998-10-13 Unite de commande de noeud d'un noeud d'acces dans un systeme de telecommunication synchrone, et procede de commande du basculement d'une unite fournissant des signaux d'horloge dans un systeme de telecommunication

Country Status (2)

Country Link
AU (1) AU1153399A (fr)
WO (1) WO2000022763A1 (fr)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001089122A2 (fr) * 2000-05-18 2001-11-22 Enterasys Networks, Inc. Procede et systeme destines a une protection distribuee contre une perturbation de la synchronisation dans un reseau a commutation par paquets
EP1217771A2 (fr) * 2000-12-23 2002-06-26 Alcatel Procédé et dispositif d'alimentation d'horloge et module récepteur de synchronisation
EP1675290A1 (fr) * 2004-12-23 2006-06-28 Alcatel Un système redondant synchrone de distribution d'horloge
US8442195B2 (en) 2004-05-27 2013-05-14 Huawei Technologies Co., Ltd. Method for controlling process of establishing call
CN112106033A (zh) * 2018-04-30 2020-12-18 思睿逻辑国际半导体有限公司 通信电路及其控制电路

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5570397A (en) * 1993-12-23 1996-10-29 Unisys Corporation Redundant synchronized clock controller
US5577075A (en) * 1991-09-26 1996-11-19 Ipc Information Systems, Inc. Distributed clocking system
US5631931A (en) * 1993-03-29 1997-05-20 Hitachi, Ltd. Bus type clock supplying system for providing a clock in a communication system with a plurality of clock bus lines
WO1998004064A1 (fr) * 1996-07-19 1998-01-29 Nokia Telecommunications Oy Synchronisation maitre-esclave

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5577075A (en) * 1991-09-26 1996-11-19 Ipc Information Systems, Inc. Distributed clocking system
US5631931A (en) * 1993-03-29 1997-05-20 Hitachi, Ltd. Bus type clock supplying system for providing a clock in a communication system with a plurality of clock bus lines
US5570397A (en) * 1993-12-23 1996-10-29 Unisys Corporation Redundant synchronized clock controller
WO1998004064A1 (fr) * 1996-07-19 1998-01-29 Nokia Telecommunications Oy Synchronisation maitre-esclave

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001089122A2 (fr) * 2000-05-18 2001-11-22 Enterasys Networks, Inc. Procede et systeme destines a une protection distribuee contre une perturbation de la synchronisation dans un reseau a commutation par paquets
WO2001089122A3 (fr) * 2000-05-18 2003-08-14 Enterasys Networks Inc Procede et systeme destines a une protection distribuee contre une perturbation de la synchronisation dans un reseau a commutation par paquets
US6754171B1 (en) 2000-05-18 2004-06-22 Enterasys Networks, Inc. Method and system for distributed clock failure protection in a packet switched network
EP1217771A2 (fr) * 2000-12-23 2002-06-26 Alcatel Procédé et dispositif d'alimentation d'horloge et module récepteur de synchronisation
EP1217771A3 (fr) * 2000-12-23 2004-11-03 Alcatel Procédé et dispositif d'alimentation d'horloge et module récepteur de synchronisation
US8442195B2 (en) 2004-05-27 2013-05-14 Huawei Technologies Co., Ltd. Method for controlling process of establishing call
EP1675290A1 (fr) * 2004-12-23 2006-06-28 Alcatel Un système redondant synchrone de distribution d'horloge
US7457388B2 (en) 2004-12-23 2008-11-25 Alcatel Redundant synchronous clock distribution system
CN112106033A (zh) * 2018-04-30 2020-12-18 思睿逻辑国际半导体有限公司 通信电路及其控制电路
CN112106033B (zh) * 2018-04-30 2024-05-07 思睿逻辑国际半导体有限公司 通信电路及其控制电路

Also Published As

Publication number Publication date
AU1153399A (en) 2000-05-01

Similar Documents

Publication Publication Date Title
US6078595A (en) Timing synchronization and switchover in a network switch
JP2954773B2 (ja) システムクロックの位相制御方式
US6631483B1 (en) Clock synchronization and fault protection for a telecommunications device
JP3791983B2 (ja) シンクロナイゼーションメッセージによるアクティブリファレンスの切替え装置
US5070497A (en) Transmission network with switchable network nodes
WO2000022763A1 (fr) Unite de commande de noeud d'un noeud d'acces dans un systeme de telecommunication synchrone, et procede de commande du basculement d'une unite fournissant des signaux d'horloge dans un systeme de telecommunication
WO2001028144A1 (fr) Dispositif et procede de synchronisation
JP3197793B2 (ja) 無線装置
US6754172B1 (en) Non-interruptive protection switching device and network system using the same
US6560245B1 (en) Telecommunications system
JPH09261210A (ja) 同期伝送システムの同期クロック分配方式
US7350116B1 (en) Clock synchronization and fault protection for a telecommunications device
KR100326296B1 (ko) 망동기장치의클럭분배부에서운용자요구에의한기준클럭및마스터클럭변경방법
JPH0621955A (ja) クロック供給切替え方式
US20020126783A1 (en) System and method for timing references for line interfaces
JP3244247B2 (ja) クロック信号現用予備切替方式
JPH0659701A (ja) 切替制御方式
KR100343929B1 (ko) 기준 클럭 감시 장치
JP2880891B2 (ja) 二重化位相同期方式
KR100322344B1 (ko) 에이디에스엘의 디에스엘에이엠 동기 클럭 절체회로
KR100825458B1 (ko) 기지국 제어장치 망동기 보드 이중화를 위한 이중화 보드장치
KR100294407B1 (ko) 전원차단 감지 장치
JPH07327027A (ja) クロック選択制御方式
JP3688754B2 (ja) 網同期クロックの切替方式
JPH04120940A (ja) ループバック制御回路

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AL AM AT AU AZ BA BB BG BR BY CA CH CN CU CZ DE DK EE ES FI GB GD GE GH GM HR HU ID IL IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT UA UG US UZ VN YU ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW SD SZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase