WO2000018115A1 - Verfahren und schaltungsanordnung zur bild-in-bild-einblendung - Google Patents
Verfahren und schaltungsanordnung zur bild-in-bild-einblendung Download PDFInfo
- Publication number
- WO2000018115A1 WO2000018115A1 PCT/DE1999/002994 DE9902994W WO0018115A1 WO 2000018115 A1 WO2000018115 A1 WO 2000018115A1 DE 9902994 W DE9902994 W DE 9902994W WO 0018115 A1 WO0018115 A1 WO 0018115A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- picture
- insert
- memory
- images
- image
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
- H04N5/445—Receiver circuitry for the reception of television signals according to analogue transmission standards for displaying additional information
- H04N5/45—Picture in picture, e.g. displaying simultaneously another television channel in a region of the screen
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/37—Details of the operation on graphic patterns
- G09G5/377—Details of the operation on graphic patterns for mixing or overlaying two or more graphic patterns
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/222—Studio circuitry; Studio devices; Studio equipment
- H04N5/262—Studio circuits, e.g. for mixing, switching-over, change of character of image, other special effects ; Cameras specially adapted for the electronic generation of special effects
- H04N5/265—Mixing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
- H04N21/431—Generation of visual interfaces for content selection or interaction; Content or additional data rendering
- H04N21/4312—Generation of visual interfaces for content selection or interaction; Content or additional data rendering involving specific graphical features, e.g. screen layout, special fonts or colors, blinking icons, highlights or animations
- H04N21/4316—Generation of visual interfaces for content selection or interaction; Content or additional data rendering involving specific graphical features, e.g. screen layout, special fonts or colors, blinking icons, highlights or animations for displaying supplemental content in a region of the screen, e.g. an advertisement in a separate window
Definitions
- the invention relates to a method for picture-in-picture overlay according to the preamble of claim 1 and a circuit arrangement for picture-in-picture overlay according to the preamble of claim 9.
- a smaller insert picture (small picture) is overlaid in a larger main picture.
- the insert picture is decimated in accordance with the reduction and is continuously read into a storage device, older stored pictures being overwritten, and then the insert pictures are read out in synchronization with the main pictures. Accordingly, the readout speed of the insert images is generally higher than the write speed.
- the main image and the insert image can be fields in a known manner, which are used to display a monitor image.
- the higher readout speed at certain phase positions of the raster of the main picture and the small picture can result, among other things, in the readout pointer overtaking the write pointer and reading out a previous picture stored in the memory device, so that a seam occurs in the middle of a displayed small picture and partially the previous one Insert picture is read out. If both inserts come from different phases of movement, there is a disruptive effect because moving objects through which the seam runs are displayed distorted. If the frequencies of the images of the insertion channel and main channel only approximate, there is a slow wandering of the location of the disturbance, which is perceived as particularly unpleasant.
- EP 0 739 130 A2 describes a method for eliminating this seam by storing two fields of a small picture, so that it is always possible to read exactly the field that is not currently being written and thus the reader cannot overtake the write pointer.
- a first and a second memory are provided for this, each storing a field.
- a disadvantage of this method is that a storage capacity of two inserts or fields is necessary, which causes corresponding costs.
- the invention is accordingly based on the object of providing a method and a circuit arrangement for picture-in-picture overlay with which the occurrence of a seam in the insert image can be prevented inexpensively and with relatively little outlay on equipment.
- the invention is based on the idea that it is fundamentally not necessary to store two complete inserts in order to prevent the read pointer from overtaking the write pointer. Instead of using a storage capacity of two inserts, a smaller storage device is divided into an appropriate number of segments, and an appropriate decision-making process determines whether the currently written or the previous inset is read out.
- the currently written insert image may already be read out if it is ensured that the read pointer does not overtake the write pointer.
- the method according to the invention can be achieved in an advantageous manner by the dimensioning according to claims 3 to 6, wherein in particular the decision criterion according to claim 6 can be selected.
- FIG. 1 shows a block diagram of a circuit arrangement according to the invention
- FIG. 2 shows an illustration of a memory device according to a first embodiment of the invention
- Fig. 3 is an illustration of a memory device according to a second embodiment of the invention.
- a sequence of main images Hi Hl, H2, H3,... Is output from a main image source 1 to a control device 3 via a main image channel 7.
- a sequence of images decimated by a decimation device 12, ie. output images Kj Kl, K2, K3,... reduced in size compared to the main images, are output to a storage device S and temporarily stored.
- Both the main images Hi and the insert images Kj are fields, which are assembled, for example, offset in lines to form the overall monitor image.
- the sequence of small images is then read out and passed on to the control device 3 via an insertion channel 8. If an asynchronous main image source 1 and insert image source 2 are used, the reading process of the memory direction S under synchronization with the main images Hi.
- the readout of the insertion images Kj from the storage device by the control device 3 takes place faster than the writing process into the storage device.
- the control device 3 assembles an overall image from the main images Hi and insert images Kj, which is displayed on a monitor 6.
- the storage device has a storage capacity of 1.5 fields (decimated compared to the main images) and is divided into three memory segments X, Y and Z according to FIG. 2, all three segments being of equal size, i.e. each have a storage capacity of 0.5 (compared to the main images decimated) fields and are continuously overwritten in this cyclical order.
- a write start segment I and a second write segment II are therefore required for each field.
- a memory area formed from the start write segment X and the second write segment Y is written in a first storage process according to FIG. 2a for the first field K1.
- the second field K2 is correspondingly written into the start write segment Z and the second write segment X in the subsequent storage process according to FIG. 2b, the start segment of the first field Kl already being overwritten when writing the second write segment X.
- the field K3 according to FIG. 2c is correspondingly written into the start write segment Y and the second write segment Z.
- the read pointer For the reading process, it must be ensured that, on the one hand, an entire field is read out and, on the other hand, the read pointer does not overtake the write pointer. For this purpose, it must be decided whether the currently written field Kj or the immediately preceding field Kj-1 is read out. Since the difference in writing and reading speed is essentially determined by the vertical decimation VD, where VD is a natural number, the decision as to which field should be read out can be made by VD and by the position of the writing pointer in the currently written field be made dependent. This position of the write pointer generally depends on the position of the small picture in the main picture and thus primarily on the phase position of the small picture and main picture, the read pointer generally being permanently coupled to the main picture via the fade-in position.
- the readout speed is about twice as fast as the write speed, so that the read pointer in the currently written field would overtake the write pointer if the write pointer had written less than half of the field, i.e. is still in the start segment, as is the case in position SZ1 in FIG. 2 c when writing field K3.
- the previous field K2 must be read out, i.e. the reading start segment is that
- Write start segment I of the previous field ie. 2b shows the segment Z.
- the write start segment Y can be taken as the read start segment.
- 2 * VD-1 segments each with a storage capacity that corresponds to the quotient of the storage capacity and VD required for an insert picture, are necessary in order to ensure that either the currently written or the immediately preceding insert picture can be read out.
- the total memory space required is thus (2- 1 / VD) - times the memory capacity required for an insert image.
- the saving compared to the use of two memory areas for one insert picture falls with increasing vertical decimation VD. Since the quotient of reading speed and writing speed can be used as a good approximation as VD, the decisive criterion for the selection of the reading start segment is whether the last segment required for writing the current insert image has already been written to.
- VD-1 5 segments A, B, C, D and E must be selected, each 1/3.
- faults can also be eliminated which can arise from different field positions in the insertion channel 8 and main channel 7, for example in the case of a field composed of staggered fields Image interference between the upper field in the main channel 7 and the lower field in the insertion channel 8. This can be ensured, for example, by storing an additional line, so that the lines of the upper field of the insertion channel are always relatively above, despite the dependence on the grid position of the field of the main channel the lines of the lower field of the insertion channel.
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Studio Circuits (AREA)
Abstract
Description
Claims
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE59901762T DE59901762D1 (de) | 1998-09-23 | 1999-09-17 | Verfahren und schaltungsanordnung zur bild-in-bild-einblendung |
JP2000571651A JP3668135B2 (ja) | 1998-09-23 | 1999-09-17 | 画像中画像挿入方法及び回路装置 |
EP99955743A EP1116382B1 (de) | 1998-09-23 | 1999-09-17 | Verfahren und schaltungsanordnung zur bild-in-bild-einblendung |
US09/806,003 US7061543B1 (en) | 1998-09-23 | 1999-09-17 | Method and circuit for image-in-image overlay |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19843660.2 | 1998-09-23 | ||
DE19843660 | 1998-09-23 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2000018115A1 true WO2000018115A1 (de) | 2000-03-30 |
Family
ID=7881993
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/DE1999/002994 WO2000018115A1 (de) | 1998-09-23 | 1999-09-17 | Verfahren und schaltungsanordnung zur bild-in-bild-einblendung |
Country Status (7)
Country | Link |
---|---|
US (1) | US7061543B1 (de) |
EP (1) | EP1116382B1 (de) |
JP (1) | JP3668135B2 (de) |
KR (1) | KR100396053B1 (de) |
CN (1) | CN1149834C (de) |
DE (1) | DE59901762D1 (de) |
WO (1) | WO2000018115A1 (de) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2000052931A1 (de) * | 1999-03-04 | 2000-09-08 | Infineon Technologies Ag | Verfahren und schaltungsanordnung zur bild-in-bild-einblendung |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4987493A (en) * | 1989-08-01 | 1991-01-22 | Rca Licensing Corporation | Memory efficient interlace apparatus and method as for a picture in a picture display |
US5353067A (en) * | 1992-11-30 | 1994-10-04 | Mitsubishi Denki Kabushiki Kaisha | Image data conversion circuit having a vertical filter for preventing deterioration in quality of a reduced image |
US5355150A (en) * | 1992-02-18 | 1994-10-11 | Nec Corporation | Sub-screen data storage control unit |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4249213A (en) | 1978-09-14 | 1981-02-03 | Hitachi, Ltd. | Picture-in-picture television receiver |
JPS61171293A (ja) | 1985-01-25 | 1986-08-01 | Toshiba Corp | 磁気記録再生装置 |
JPS6486769A (en) | 1987-09-29 | 1989-03-31 | Toshiba Corp | Image display device |
JP2916149B2 (ja) | 1988-04-25 | 1999-07-05 | 株式会社日立製作所 | 映像信号の縮小表示回路 |
US5313303A (en) * | 1990-06-01 | 1994-05-17 | Thomson Consumer Electronics | Aspect ratio control for picture overlays |
US5432560A (en) * | 1990-06-01 | 1995-07-11 | Thomson Consumer Electronics, Inc. | Picture overlay system for television |
EP0471878B1 (de) * | 1990-08-23 | 1996-04-10 | Siemens Aktiengesellschaft | Verfahren zur Bild-im-Bild-Einblendung und Einrichtung zur Durchführung des Verfahrens |
GB2261803B (en) * | 1991-10-18 | 1995-10-11 | Quantel Ltd | An image processing system |
DE4231308C1 (de) | 1992-09-18 | 1994-01-27 | Siemens Ag | Verfahren zur Bildkorrektor bei einer Bild-in-Bild-Darstellung von zeilenverkämmten Fernseh- oder Videosignalen und Schaltungsanordnung zur Durchführung desselben |
JP3694912B2 (ja) * | 1995-02-23 | 2005-09-14 | 株式会社日立製作所 | メモリ制御方法及び画像復号装置 |
ES2147628T3 (es) | 1995-04-21 | 2000-09-16 | Siemens Ag | Procedimiento y disposicion de circuito para la insercion de imagen en imagen. |
US5850266A (en) * | 1995-12-22 | 1998-12-15 | Cirrus Logic, Inc. | Video port interface supporting multiple data formats |
US6356313B1 (en) * | 1997-06-26 | 2002-03-12 | Sony Corporation | System and method for overlay of a motion video signal on an analog video signal |
US5923385A (en) * | 1996-10-11 | 1999-07-13 | C-Cube Microsystems Inc. | Processing system with single-buffered display capture |
WO2000002130A2 (en) * | 1998-07-06 | 2000-01-13 | Koninklijke Philips Electronics N.V. | Plural image display reading image data from a memory |
WO2000052931A1 (de) * | 1999-03-04 | 2000-09-08 | Infineon Technologies Ag | Verfahren und schaltungsanordnung zur bild-in-bild-einblendung |
DE50000425D1 (de) * | 1999-04-13 | 2002-10-02 | Infineon Technologies Ag | Verfahren und schaltungsanordnung zur bild-in-bild einblendung |
US6950146B1 (en) * | 1999-05-21 | 2005-09-27 | Infineon Technologies Ag | Method and circuit for inserting a picture into a video picture |
US6493036B1 (en) * | 1999-11-17 | 2002-12-10 | Teralogic, Inc. | System and method for scaling real time video |
-
1999
- 1999-09-17 KR KR10-2001-7003644A patent/KR100396053B1/ko not_active IP Right Cessation
- 1999-09-17 EP EP99955743A patent/EP1116382B1/de not_active Expired - Lifetime
- 1999-09-17 JP JP2000571651A patent/JP3668135B2/ja not_active Expired - Fee Related
- 1999-09-17 DE DE59901762T patent/DE59901762D1/de not_active Expired - Lifetime
- 1999-09-17 WO PCT/DE1999/002994 patent/WO2000018115A1/de active IP Right Grant
- 1999-09-17 CN CNB998113247A patent/CN1149834C/zh not_active Expired - Fee Related
- 1999-09-17 US US09/806,003 patent/US7061543B1/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4987493A (en) * | 1989-08-01 | 1991-01-22 | Rca Licensing Corporation | Memory efficient interlace apparatus and method as for a picture in a picture display |
US5355150A (en) * | 1992-02-18 | 1994-10-11 | Nec Corporation | Sub-screen data storage control unit |
US5353067A (en) * | 1992-11-30 | 1994-10-04 | Mitsubishi Denki Kabushiki Kaisha | Image data conversion circuit having a vertical filter for preventing deterioration in quality of a reduced image |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2000052931A1 (de) * | 1999-03-04 | 2000-09-08 | Infineon Technologies Ag | Verfahren und schaltungsanordnung zur bild-in-bild-einblendung |
US6870572B1 (en) | 1999-03-04 | 2005-03-22 | Infineon Technologies Ag | Method and circuit for picture-in-picture superimposition |
Also Published As
Publication number | Publication date |
---|---|
DE59901762D1 (de) | 2002-07-18 |
US7061543B1 (en) | 2006-06-13 |
EP1116382B1 (de) | 2002-06-12 |
KR100396053B1 (ko) | 2003-08-27 |
JP3668135B2 (ja) | 2005-07-06 |
KR20010075275A (ko) | 2001-08-09 |
CN1149834C (zh) | 2004-05-12 |
EP1116382A1 (de) | 2001-07-18 |
CN1319305A (zh) | 2001-10-24 |
JP2002525985A (ja) | 2002-08-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69417476T3 (de) | Fernsehgerät fähig zum Vergrössern und Verkleinern des Bildes | |
DE2822785C2 (de) | Video-Trickeffektgenerator | |
DE2856334C3 (de) | Fernsehempfänger | |
DE69221569T2 (de) | Videosignalverarbeitungsschaltung mit Bildvergrösserungsfunktion | |
DE2144596A1 (de) | Video-Anzeigevorrichtung | |
DE1929167A1 (de) | Vergroesserungsschalen fuer Kathodenstrahl-Vorfuehrsysteme | |
DE2651543A1 (de) | Digitales raster-anzeigesystem | |
EP0471878A1 (de) | Verfahren zur Bild-im-Bild-Einblendung und Einrichtung zur Durchführung des Verfahrens | |
EP1125428B1 (de) | Schaltung zur wandlung einer bildrate | |
EP1116382B1 (de) | Verfahren und schaltungsanordnung zur bild-in-bild-einblendung | |
EP0030654A1 (de) | Verfahren zur Beseitigung des Zwischenzeilenflimmerns bei der Darstellung von alphanumerischen Zeichen und graphischen Symbolen auf einem Bildschirm eines Monitors sowie Schaltungsanordnung zur Durchführung des Verfahrens | |
DE102005025634A1 (de) | Verfahren und Vorrichtung zur Ermittlung von Bewegungsvektoren | |
EP1159827B1 (de) | Ansteuerung eines Speichers für die Bild-in-Bild-Einblendung | |
EP0357813A1 (de) | Verfahren zur Bild-In-Bild-Einblendung bei Bildschirmgeräten und Vorrichtung zur Durchführung des Verfahrens | |
DE69825125T2 (de) | Verfahren und Vorrichtung zur Bildformatumwandlung | |
EP0860079B1 (de) | Schaltungsanordnung zum überblenden zwischen bildfolgen | |
EP1169854B1 (de) | Verfahren und schaltungsanordnung zur bild-in-bild einblendung | |
EP1151605B1 (de) | Verfahren und vorrichtung zur gemeinsamen darstellung wenigstens einer ersten und zweiten bildfolge in einem gesamtbild | |
DE3780851T2 (de) | Videosignalumwandler. | |
EP0824823B1 (de) | Speicherverwaltungsverfahren | |
DE4015020A1 (de) | Schaltungsanordnung zum umsetzen eines fernsehsignals | |
EP0765080A2 (de) | Verfahren und Schaltungsanordnung zur Bild-im-Bild-Einblendung | |
DE19928740C2 (de) | Verfahren zum Verdoppeln der Bildwiederholfrequenz einer im Zeilensprungverfahren erzeugten Bildsequenz | |
DE4424137A1 (de) | Gerät zur Verarbeitung von Videosignalen mit einer Teletextverarbeitungseinrichtung | |
DE4445805B4 (de) | Schaltungsanordnung zur Teletextverarbeitung und Bild-im-Bildeinblendung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 99811324.7 Country of ref document: CN |
|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): CN JP KR US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 1020017003644 Country of ref document: KR |
|
ENP | Entry into the national phase |
Ref document number: 2000 571651 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1999955743 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 09806003 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 1999955743 Country of ref document: EP |
|
WWP | Wipo information: published in national office |
Ref document number: 1020017003644 Country of ref document: KR |
|
WWG | Wipo information: grant in national office |
Ref document number: 1999955743 Country of ref document: EP |
|
WWG | Wipo information: grant in national office |
Ref document number: 1020017003644 Country of ref document: KR |