USRE46203E1 - Non-volatile semiconductor memory device - Google Patents

Non-volatile semiconductor memory device Download PDF

Info

Publication number
USRE46203E1
USRE46203E1 US14/730,856 US201214730856A USRE46203E US RE46203 E1 USRE46203 E1 US RE46203E1 US 201214730856 A US201214730856 A US 201214730856A US RE46203 E USRE46203 E US RE46203E
Authority
US
United States
Prior art keywords
voltage
memory cell
gate
transistor
memory device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US14/730,856
Other languages
English (en)
Inventor
Yutaka Shinagawa
Hideo Kasai
Yasuhiro Taniguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Floadia Corp
Original Assignee
Floadia Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Floadia Corp filed Critical Floadia Corp
Priority to US14/730,856 priority Critical patent/USRE46203E1/en
Application granted granted Critical
Publication of USRE46203E1 publication Critical patent/USRE46203E1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • H01L27/11517—
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
    • G11C16/0416—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing a single floating gate transistor and no select transistor, e.g. UV EPROM
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0483—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells having several storage transistors connected in series
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/24—Bit-line control circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3436—Arrangements for verifying correct programming or erasure
    • G11C16/3468—Prevention of overerasure or overprogramming, e.g. by verifying whilst erasing or writing

Definitions

  • the present invention relates to a non-volatile semiconductor memory device.
  • a type of non-volatile semiconductor memory device has been conventionally known that accumulates electric charges into a charge accumulation layer of a memory cell transistor by means of, for instance, a quantum tunneling effect in order to execute data writing (e.g., see PTL 1).
  • a non-volatile semiconductor memory device 100 of this type has a structure that higher order bit lines 101 a and 101 b and word lines 102 a to 102 h are disposed in an intersecting manner and a plurality of memory cell transistors 103 are disposed in a row and column matrix with respect to the higher order bit lines 101 a and 101 b and the word lines 102 a to 102 h.
  • the higher order bit line 101 a is provided with a plurality of first semiconductor switches 104 a and 104 c, while a single lower order bit line 105 a, 105 c is connected to each first semiconductor switch 104 a, 104 c.
  • the other higher order bit line 101 b is also similarly provided with a plurality of first semiconductor switches 104 b and 104 d, while a single lower order bit line 105 b, 105 d is connected to each first semiconductor switch 104 b, 104 d.
  • each lower order bit line 105 a, 105 b, 105 c, 105 d forms a memory block 106 a, 106 b, 106 c, 106 d, while each memory block 106 a, 106 b, 106 c, 106 d has the plural memory cell transistors 103 .
  • the first semiconductor switches 104 a, 104 b, 104 c and 104 d are herein formed by N-MOS (Metal-Oxide-Semiconductor) transistors. Further, the first semiconductor switch 104 a of the memory block 106 a, for instance, is connected at the source thereof to the higher order bit line 101 a while being connected at the drain thereof to the lower order bit line 105 a, and is also connected at the gate thereof to a first selected gate line 108 a shared with another memory block 106 b aligned with the memory block 106 a along a row direction.
  • N-MOS Metal-Oxide-Semiconductor
  • a predetermined gate voltage can be equally applied from the shared, single first selected gate line 108 a to the two first semiconductor switches 104 a and 104 b that are mounted on the memory blocks 106 a and 106 b disposed in the upper part of FIG. 6 .
  • a single first selected gate line 108 b is connected to the two first semiconductor switches 104 c and 104 d, and a predetermined gate voltage is can be configured to be equally applied to the two first semiconductor switches 104 c and 104 d from the shared, first selected gate line 108 b.
  • a higher order source line 110 a is provided with a plurality of second semiconductor switches 111 a and 111 b, while a single lower order source line 112 a, 112 b is connected to each second semiconductor switch 111 a, 111 b.
  • the other higher order source line 110 b is also similarly provided with a plurality of second semiconductor switches 111 c and 111 d, while a single lower order line 112 c, 112 d is connected to each second semiconductor switch 111 c, 111 d.
  • the second semiconductor switches 111 a, 111 b, 111 c and 111 d are formed by NMOS transistors that the polarity thereof is the same as that of the first semiconductor switches 104 a, 104 b, 104 c and 104 d.
  • the second semiconductor switch 111 a of the memory block 106 a is connected at the source thereof to the higher order source line 110 a while being connected at the drain thereof to the lower order source line 112 a, and is also connected at the gate thereof to a second selected gate line 113 a shared with another memory block 106 b aligned along the row direction in the upper part.
  • a predetermined gate voltage can be configured to be equally applied from the shared, single second selected gate line 113 a to the two second semiconductor switches 111 a and 111 b that are mounted on the different memory blocks 106 a and 106 b disposed in the upper part.
  • a single second selected gate line 113 b is connected to the two second semiconductor switches 111 c and 111 d, and a predetermined gate voltage can be configured to be equally applied to the two second semiconductor switches 111 c and 111 d from the shared, second selected gate line 113 b.
  • each memory cell transistor 103 on the memory block 106 a is connected at one terminal thereof to the lower order bit line 105 a while being connected at the other terminal thereof to the lower order source line 112 a, and thus, the memory cell transistors 103 are disposed in parallel to each other between the lower order bit line 105 a and the lower order source line 112 a.
  • the word lines 102 a, 102 b, 102 c and 102 d, shared by the memory block 106 a and another memory block 106 b aligned along the row direction, are connected to control gates of the memory cell transistors 103 of the memory block 106 a.
  • a predetermined gate voltage can be configured to be equally applied, for instance, from the shared, single word line 102 a to one of the memory cell transistors 103 of the memory block 106 a in the upper part and one of the memory cell transistors 103 of another memory block 106 b aligned with the memory block 106 a along the row direction in the upper part.
  • all the memory cell transistors 103 have the same structure that a channel region is disposed between one terminal and the other terminal, which are formed at a predetermined interval on a semiconductor substrate, and a charge accumulation layer, an interlayer insulation layer and a control gate are sequentially laminated through a tunnel insulation layer on the channel region of the semiconductor substrate.
  • Such memory cell transistors 103 are of an N-channel type, and are capable of executing either data writing by injecting electric charges into the charge accumulation layer or data erasing by extracting the electric charges accumulated into the charge accumulation layer by means of voltage to be applied to the control gate and the region between the one terminal and the other terminal.
  • the non-volatile semiconductor memory device 100 thus structured can be configured to write data in a predetermined one of the memory cell transistors 103 , read data from a predetermined one of the memory cell transistors 103 and erase data written in the memory cell transistors 103 by regulating voltages to be respectively applied to the higher order bit lines 101 a and 101 b, the higher order source lines 110 a and 110 b and the word lines 102 a to 102 h and by controlling on/off states of the first semiconductor switches 104 a to 104 d and the second semiconductor switches 111 a to 111 d.
  • the memory cell transistor 103 in the first row of the memory block 106 a is set as a selected memory cell transistor 115 in which data is written, whereas all the remaining memory cell transistors 103 are set as non-selected memory cell transistors 116 in which data is not written.
  • the memory block 106 a on which the selected memory cell transistor 115 is disposed will be referred to as a selected block 117
  • the memory blocks 106 b, 106 c and 106 d on which only the non-selected memory cell transistors 116 are disposed will be referred to as non-selected blocks 118 .
  • a high voltage of 12[V] is applied to a word line 120 (hereinafter referred to as a selected word line) that is the one connected to the selected memory cell transistor 115 among the plural word lines 102 a to 102 h, whereas a low voltage of 4[V] is applied to the word lines 121 (hereinafter referred to as non-selected word lines) that are the other remaining ones among the plural word lines 102 a to 102 h.
  • a low voltage of 0[V] as a writing voltage can be applied to a higher order bit line 122 (herein referred to as a selected bit line) that is the one to which the selected memory cell transistor 115 is connected, whereas a high voltage of 8[V] as a writing prevention voltage can be applied to a higher order bit line 123 (herein referred to as a non-selected bit line) that is the one to which only the non-selected memory cell transistors 116 are connected.
  • a gate voltage of 10[V] which is higher than the voltage of the non-selected bit line 123 , can be applied to the first semiconductor switches 104 a and 104 b from the first selected gate line 108 a connected to the selected block 117 , whereas a gate voltage of 0[V] can be applied to the second semiconductor switches 111 a and 111 b from the second selected gate line 113 a.
  • the first semiconductor switch 104 b on the non-selected bit line 123 is switched on by means of the writing prevention voltage from the non-selected bit line 123 and the gate voltage from the first selected gate line 108 a, and a writing prevention voltage of 8[V] can be applied to the non-selected memory cell transistor 116 on the non-selected bit line 123 that intersects with the selected word line 120 .
  • the second semiconductor switches 111 a, 111 b, 111 c and 111 d are switched off by applying a voltage of 0[V] thereto from the higher order source lines 110 a and 110 b and by applying a voltage of 0[V] thereto from the second selected gate lines 113 a and 113 b, and the lower order source lines 112 a, 112 b, 112 c and 112 d can be turned into a floating state.
  • the first semiconductor switch 104 a on the selected bit line 122 is switched on by means of the writing voltage from the selected bit line 122 and the gate voltage from the first selected gate line 108 a, and a writing voltage of 0[V] can be applied to the selected memory cell transistor 115 on the selected bit line 122 that intersects with the selected word line 120 .
  • a voltage difference is increased between the control gate and the semiconductor substrate by means of the writing gate voltage applied from the selected word line 120 .
  • a quantum tunneling effect occurs and electric charges can be injected into only the charge accumulation layer of the relevant selected memory cell transistor 115 . Consequently, in the non-volatile semiconductor memory device 100 , only the selected memory cell transistor 115 can be set to be in a data written state while electric charges are accumulated into the charge accumulation layer thereof.
  • the non-volatile semiconductor memory device 100 thus structured has had a drawback that in applying writing prevention voltage from the non-selected bit line 123 to the non-selected memory cell transistor 116 on the selected word line 120 , it is required to apply a gate voltage of roughly 10[V], which is higher than a writing prevention voltage of 8[V] applied from the non-selected bit line 123 , in order to switch on the first semiconductor switch 104 b due to the first semiconductor switch 104 formed by an NMOS transistor, and therefore, voltage is inevitably increased by that much.
  • the first selected gate line 108 a is connected not only to the first semiconductor switch 104 b on the non-selected bit line 123 but also to the first semiconductor switch 104 a on the selected bit line 122 that applies writing voltage to the selected memory cell transistor 115 . Therefore, a high gate voltage of 10[V], which is set to be relatively high for switching on the first semiconductor switch 104 b on the non-selected bit line 123 , can be also applied without change to the first semiconductor switch 104 a on the selected bit line 122 .
  • gate voltages having the same voltage value are equally applied to the first semiconductor switch 104 a switched into an on-state on the non-selected bit line 123 and the first semiconductor switch 104 b switched into an on-state on the selected bit line 122 .
  • a flexible setting such as separately regulating respective gate voltages in order to reduce the voltage values of the respective gate voltages, in applying electric charges to a selected memory transistor.
  • the present invention has been made in consideration of the above, and is intended to propose a non-volatile semiconductor memory device whereby voltage in accumulating electric charges into a selected memory cell transistor can be further reduced and can be more flexibly set in comparison with a conventional device.
  • claim 1 of the present invention relates to a non-volatile semiconductor memory device that includes: a plurality of memory cell column wirings to which a charge accumulating voltage or a charge accumulating prevention voltage is applied; and a plurality of memory cell transistors having an N-channel type structure and disposed in a row and column matrix with respect to the plurality of memory cell column wirings and a plurality of word lines, and that causes a selected memory cell transistor in the plurality of memory cell transistors to accumulate electric charges based on a voltage difference between the charge accumulating voltage and a voltage to be applied to the word lines.
  • the non-volatile semiconductor memory device comprises: a plurality of first semiconductor switches formed by PMOS transistors, the first semiconductor switches being provided for the respective memory cell column wirings; and a plurality of second semiconductor switches formed by NMOS transistors, the second semiconductor switches being provided for the respective memory cell column wirings, wherein, in a non-selected memory cell column wiring in which only non-selected memory cell transistors except for the selected memory transistor are disposed, the first semiconductor switches are configured to be switched on by means of a first gate voltage and to apply the charge accumulating prevention voltage to the non-selected memory cell transistors whereas, in a selected memory cell column wiring in which the selected memory cell transistor is disposed, the second semiconductor switches are configured to be switched on by means of a second gate voltage and to apply the charge accumulating voltage to the selected memory cell transistor.
  • the second semiconductor switches are provided that are formed with a polarity opposite to that of the first semiconductor switches, and the second semiconductor switches are configured to be switched on by means of the second gate voltage and to apply the charge accumulating voltage to the selected memory cell transistor. Accordingly, it is possible to separately set the first gate voltage switching on the first semiconductor switches and the second gate voltage switching on the second semiconductor switches. Thus, it is possible to more flexibly set voltage in accumulating electric charges into the selected memory cell transistor in comparison with a conventional device.
  • the first gate voltage for switching on the first semiconductor switches and the second gate voltage for switching on the second semiconductor switches can be also separately reduced to have low voltage values capable of switching on the first semiconductor switches and the second semiconductor switches without being constrained by each other. It is thereby possible to reduce a voltage difference between a substrate and a gate in each first semiconductor switch of a switched-on state and that in each second semiconductor switch of a switched-on state Thus, it is also possible to further relax electric fields to be applied to the respective gate insulating films in comparison with a conventional device.
  • the PMOS transistors are applied as the first semiconductor switches, while the NMOS transistors are applied as the second semiconductor switches. Therefore, the first gate voltage for switching on the PMOS transistors can be suppressed lower than the charge accumulating prevention voltage having a relatively high voltage value. Thus, voltage in accumulating electric charges into the selected memory cell transistor can be further reduced by that much in comparison with a conventional device.
  • FIG. 1 is a circuit diagram showing a circuit configuration of a non-volatile semiconductor device according to a first embodiment.
  • FIG. 2 is a circuit diagram showing voltage values in the respective positions in a data writing action of the non-volatile semiconductor memory device according to the first embodiment.
  • FIG. 3 is a circuit diagram showing voltage values in the respective positions in a data reading action of the non-volatile semiconductor memory device.
  • FIG. 4 is a circuit diagram showing voltage values in the respective positions in a data erasing action of the non-volatile semiconductor memory device.
  • FIG. 5 is a circuit diagram showing voltage values in the respective positions in a writing action according to a first exemplary modification.
  • FIG. 6 is a circuit diagram showing a circuit configuration of a conventional non-volatile semiconductor memory device.
  • a non-volatile semiconductor memory device is indicated by a reference sign 1 , and a plurality of memory cell column wirings 2 a and 2 b and a plurality of word lines 102 a to 102 h are provided, while plurality of memory cell transistors 103 are disposed in a row and column matrix with respect to the memory cell column wirings 2 a and 2 b and the word lines 102 a to 102 h.
  • the two memory cell column wirings 2 a and 2 b herein have the same structure. Therefore, for the sake of explanatory convenience, one of the memory cell wirings, i.e., the memory cell wiring 2 a is focused while explanation of the other memory cell wiring 2 b will be omitted.
  • the memory cell column wiring 2 a is formed by a bit line 4 a and a source line 5 a, and has a structure that the plural memory cell transistors 103 are disposed in parallel to each other between the bit line 4 a and the source line 5 a.
  • the bit line 4 a is formed by a higher order bit line 7 a and two lower order bit lines 8 a and 8 c.
  • the higher order bit line 7 a is provided with a plurality of PMOS transistors 9 a and 9 c, while the single lower order bit line 8 a, 8 c is connected to each PMOS transistor 9 a, 9 c.
  • a higher order bit line 7 b is provided with a plurality of PMOS transistors 9 b and 9 d, while a single lower order bit line 8 b, 8 d is connected to each PMOS transistor 9 b, 9 d as a first semiconductor switch.
  • the two higher order bit lines 7 a and 7 b are provided with totally four lower order bit lines 8 a, 8 b, 8 c and 8 d, while a memory block 10 a, 10 b, 10 c, 10 d is formed for each lower order bit line 8 a, 8 b, 8 c, 8 d.
  • the four memory blocks 10 a, 10 b, 10 c and 10 d, formed for the respective lower order bit lines 8 a, 8 b, 8 c and 8 d, herein have the same structure. Therefore, for the sake of explanatory convenience, one of the memory blocks, i.e., the memory block 10 a is focused and explained, while explanation of the other memory blocks lob, 10 c and 10 d will be omitted.
  • the non-volatile semiconductor memory device 1 is characterized in that, not NMOS transistors, but the PMOS transistors 9 a, 9 b, 9 c and 9 d are provided as the first semiconductor switches between the higher order bit line 7 a and 7 b and the lower order bit lines 8 a, 8 b, 8 c and 8 d.
  • the PMOS transistor 9 a on the memory block 10 a is connected at the source thereof to the higher order bit line 7 a while being connected at the drain thereof to the lower order bit line 8 a, and is also connected at the gate thereof to a first selected gate line 108 a extended in the row direction.
  • the first selected gate line 108 a is connected to the PMOS transistors 9 a and 9 b that are respectively mounted on the memory blocks 10 a and 10 b aligned along the row direction in the upper part.
  • a predetermined gate voltage can be configured to be equally applied from the shared, single first selected gate line 108 a to the two PMOS transistors 9 a and 9 b mounted on the different memory blocks 10 a and 10 b in the upper part.
  • a single first selected gate line 108 b is connected to the two PMOS transistors 9 c and 9 d, and a predetermined gate voltage can be configured to be equally applied to the two PMOS transistors 9 c and 9 d from the shared, first selected gate line 108 b.
  • the source line 5 a forming a part of the memory cell column wiring 2 a is formed by a higher order source line 12 a and two lower order source lines 13 a and 13 c.
  • the higher order source line 12 a is provided with a plurality of NMOS transistors 15 a and 15 c, while the single lower order source line 13 a, 13 c is connected to each NMOS transistor 15 a, 15 c.
  • a higher order source line 12 b is provided with a plurality of NMOS transistors 15 b and 15 d, while a single lower order source line 13 b, 13 d is connected to each NMOS transistor 15 b, 15 d as a second semiconductor switch.
  • the memory cell column wiring 2 a is disposed so that the higher order bit line 7 a, the lower order bit line 8 a, the higher order source line 12 a and the lower order source line 13 a are all extended in the column direction while the plural word lines 102 a to 102 d extended in the row direction intersect with the higher order bit line 7 a, the lower order bit line 8 a, the higher order source line 12 a and the lower order source line 13 a.
  • the NMOS transistor 15 a disposed as the second semiconductor switch between the higher order source line 12 a and the lower order source line 13 a, is connected at the source thereof to the higher order source line 12 a while being connected at the drain thereof to the lower order source line 13 a, and is also connected at the gate thereof to a second selected gate line 113 a extended in the row direction.
  • the second selected gate line 113 a is connected to the NMOS transistors 15 a and 15 b that are respectively mounted on the memory blocks 10 a and 10 b aligned along the row direction in the upper part.
  • a predetermined gate voltage can be configured to be equally applied from the shared, single second selected gate line 113 a to the two NMOS transistors 15 a and 15 b mounted on the different memory blocks 10 a and 10 b in the upper part.
  • a single second selected gate line 113 b is connected to two NMOS transistors 15 c and 15 d, and a predetermined gate voltage can be configured to be equally applied to the two NMOS transistors 15 c and 15 d from the shared, second selected gate line 113 b.
  • the memory cell transistors 103 are N-channel memory cell transistor formed with an NMOS structure. Each memory cell transistor 103 is connected at one terminal thereof to the lower order bit line 8 a while being connected at the other terminal thereof to the lower order source line 13 a, and is further connected at the gate thereof to, for instance, the word line 102 a.
  • all the memory cell transistors 103 have the same structure that a channel region is disposed between one terminal and the other terminal on a semiconductor substrate, and a charge accumulation layer, an interlayer insulation layer and a control gate are sequentially laminated through a tunnel insulation layer on the channel region.
  • the memory cell transistors 103 can be configured to accumulate electric charges into the charge accumulation layer or extracting electric charges accumulated into the charge accumulation layer by means of voltage to be applied to the channel region and the control gate.
  • the non-volatile semiconductor memory device 1 thus structured is capable of: writing data by accumulating electric charges into only the charge accumulation layer of a desired one of the memory cell transistors 103 through a data writing action; reading data written in a predetermined one of the memory cell transistors 103 ; and further erasing data by extracting electric charges from the charge accumulation layers of such memory cell transistors 103 .
  • Explanation will be hereinafter sequentially made for a data writing action, a data reading action and a data erasing action in the non-volatile semiconductor memory device 1 .
  • a data written state is defined to be a state that electric charges are accumulated into the charge accumulation layer of a predetermined one of the memory cell transistors 103 and data is configured to be erased by extracting the electric charges accumulated into the charge accumulation layer.
  • the data written state may be defined to be a state that no electric charge is accumulated into the charge accumulation layer of a predetermined one of the memory cell transistors 103 and data may be configured to be erased by accumulating electric charges into the charge accumulation layer.
  • FIG. 2 shown with the same reference signs assigned to components corresponding to those in FIGS. 1 and 6 , indicates voltage values in the respective positions of the non-volatile semiconductor memory device 1 , where the memory block 10 a is set as a selected block 117 ; the memory cell transistor 103 disposed in the first row of the selected block 117 is set as a selected memory cell transistor 115 ; and all the other memory blocks 10 b, 10 c and 10 d are set as non-selected blocks 118 .
  • the word line 102 a connected to the gate of the selected memory cell transistor 115 is set as a selected word line 120 , and a writing gate voltage of 12[V] can be applied to the selected word line 120 . Further, in the non-volatile semiconductor memory device 1 , a writing prevention gate voltage of 4[V] less than the writing gate voltage can be applied to the remaining non-selected word lines 121 except for the selected word line 120 in the selected block 117 .
  • a writing voltage of 0[V] charge accumulating voltage
  • a memory cell column wiring 18 a i.e., the memory cell column wiring in which the selected memory cell transistor 115 is disposed
  • a voltage of 0[V] can be also applied to the higher order bit line 7 a of the selected memory cell wiring 18 a.
  • a P-side gate voltage of 0[V] (first gate voltage) can be configured to be applied to the first selected gate line 108 a shared with the selected block 117 in the same row (hereinafter referred to as a selected block row). Accordingly, in the non-selected memory cell column wiring 18 b, the PMOS transistor 9 b to which the writing prevention voltage of 8[V] is being applied from the higher order bit line can be switched on.
  • the writing prevention voltage of 8[V] can be applied through the PMOS transistor 9 b to the lower order bit line 8 b of the non-selected memory cell column wiring 18 b intersecting with the selected word line 120 .
  • the NMOS transistor 15 b is switched off while a voltage of 8[V] is applied thereto from the higher order source line 12 b and a voltage of 8[V] is applied thereto from the second selected gate line 113 a, and the potential of the lower order source line 13 b will be the same as that of the lower order bit line 8 b.
  • a non-selected memory cell transistor 116 i.e., the memory cell transistor at which the selected word line 120 and the lower order bit line 8 b of the non-selected memory cell column wiring 18 b intersect with each other, the writing prevention voltage of 8[V] is applied to one terminal thereof through the PMOS transistor 9 b from the higher order bit line 7 b of the non-selected memory cell column wiring 18 b, although the high gate voltage of 12[V] is applied to the gate thereof from the selected word line 120 . Therefore, a voltage difference is reduced between the control gate and the channel region, and electric charges cannot be injected into the charge accumulation layer from the channel region without occurrence of a quantum tunneling effect.
  • the PMOS transistor 9 b is used as the first semiconductor switch in the present invention. Therefore, unlike a case of using an NMOS transistor, the PMOS transistor 9 b can be switched on even when the P-side gate voltage of 0[V], which is less than the writing prevention voltage of 8[V] to be applied to the source thereof from the higher order bit line 7 b, is applied from the first selected gate line 108 a.
  • the P-side gate voltage for switching on the PMOS transistor 9 b can be reduced than the writing prevention voltage and the voltage of the entire device can be configured to be reduced by that much.
  • the writing voltage of 0[V] can be applied through the NMOS transistor 15 a to the lower order source line 13 a of the selected memory cell column wiring 18 a intersecting with the selected word line 120 .
  • the voltage of 0[V] is applied to the PMOS transistor 9 a from the higher order bit line 7 a, while the voltage of 0[V] is applied to the PMOS transistor 9 a from the first selected gate line 108 a. Therefore, the PMOS transistor 9 a can be switched off and the lower order bit line 8 a can be turned into a floating state.
  • the writing prevention voltage is configured to be applied, with the PMOS transistor 9 b being switched on.
  • the writing voltage is configured to be applied, with the NMOS transistor 15 a being switched on. Therefore, the P-side gate voltage and the N-side gate voltage can be separately set to have voltage values falling between the writing prevention voltage value and the writing voltage value so that the PMOS transistor 9 b and the NMOS transistor 15 a can be thereby switched on, and even, can be set to have voltage values less than those in a conventional device.
  • a P-side gate voltage of 8[V] is applied to the first selected gate line 108 b shared by the non-selected blocks 118 , and all the PMOS transistors 9 c and 9 d connected to the first selected gate line 108 b can be equally switched off.
  • a voltage of 0[V] is applied to the second selected gate line 113 b shared by the non-selected blocks 118 , and all the NMOS transistors 15 c and 15 d connected to the second selected gate line 113 b can be equally switched off.
  • a voltage of 0[V] is applied to the respective non-selected word lines 121 in the non-selected block row, while no voltage is applied to the respective non-selected memory cell transistors 116 of the non-selected blocks 118 in the non-selected block row. Therefore, a quantum tunneling effect does not occur in all the non-selected memory cell transistors 116 and electric charges are not injected into the charge accumulation layers from the channel regions.
  • non-volatile semiconductor memory device 1 data written in the selected memory cell transistor 115 can be read out therefrom as follows.
  • the memory cell transistor 103 which is disposed in the first row of, for instance, the memory block 10 a in the first column and first row position among the four memory blocks 10 a, 10 b, 10 c and 10 d of the non-volatile semiconductor memory device 1 , is defined as a readout memory cell transistor 20 for reading out data while all the other remaining memory cell transistors 103 are defined as non-readout memory cell transistors 21 .
  • the memory block 10 a on which the readout memory cell transistor 20 is disposed is referred to as a readout block 22 a while the other remaining memory blocks 10 b, 10 c and 10 d are referred to as non-readout blocks 23 .
  • the memory cell column wiring 2 a in which the readout memory cell transistor 20 is disposed is herein referred to as a selected memory cell column wiring (readout memory cell column wiring) 18 a.
  • a fixed voltage of 2[V] can be applied to the higher order source line 12 a of the selected memory cell column wiring 18 a and the higher order source line 12 b of the non-selected memory cell column wiring (non-readout memory cell column wiring) 18 b, while a pre-charge voltage of 3[V] can be applied to the higher order bit line 7 a of the selected memory cell column wiring 18 a. Further, a fixed voltage of 2[V] can be applied to the higher order bit line 7 b of the non-selected memory cell column wiring 18 b.
  • a P-side gate voltage of 0[V] is applied to the first selected gate line 108 a shared in the row in which the readout block 22 a is located (hereinafter referred to as a readout block row).
  • the pre-charge voltage of 3[V] is applied to the source thereof from the higher order bit line 7 a, while the P-side gate voltage of 0[V] is applied to the gate thereof from the first selected gate line 108 a.
  • the PMOS transistor 9 a can be switched on.
  • the pre-charge voltage of 3[V] can be applied from the higher order bit line 7 a to the lower order bit line 8 a through the PMOS transistor 9 a, and the pre-charge voltage can be applied to one ends of the memory cell transistors 103 connected to the lower order bit line 8 a.
  • an N-side gate voltage of 3[V] can be applied to the second selected gate line 113 a shared in the readout block row. Accordingly, as to the NMOS transistor 15 a in the readout block row, the fixed voltage of 2[V] is applied to the source thereof from the higher order source line 12 a, while the N-side gate voltage of 3[V] is applied to the gate thereof from the second selected gate line 113 a. As a result, the NMOS transistor 15 a can be switched on.
  • a readout gate voltage of 2[V] cab be applied to the selected word line 120 connected to the gate of the readout memory cell transistor 20
  • a readout prevention gate voltage of 0[V] lower than the readout gate voltage can be applied to the remaining non-selected word lines 121 other than the selected word line 120 .
  • the readout memory cell transistor 20 When electric charges has been herein accumulated into the charge accumulation layer of the readout memory cell transistor 20 and thus data has been written therein, the readout memory cell transistor 20 remains in the off state while being affected by the electric charges accumulated into the charge accumulation layer, even when the readout gate voltage is applied to the control gate thereof. Accordingly, the pre-charge voltage of 3[V] can be maintained without change in the higher order bit line 7 a. In comparison with this, when no electric charge has been accumulated into the charge accumulation layer of the readout memory cell transistor 20 and thus no data has been written therein, the readout memory cell transistor 20 is switched on by means of the readout gate voltage applied to the control gate thereof, without being affected by electric charges in the charge accumulation layer. Accordingly, the pre-charge voltage of 3[V] can vary in the higher order bit line 7 a by the amount of electric current flowing through the readout memory cell transistor 20 .
  • a P-side gate voltage of 3[V] equal to the pre-charge voltage is applied to the respective PMOS transistors 9 c and 9 d from the first selected gate line 108 b, and thereby, the PMOS transistors 9 c and 9 d can be switched off.
  • the voltages from the higher order bit lines 7 a and 7 b are blocked by the PMOS transistors 9 c and 9 d. Accordingly, the voltages cannot be applied to the non-readout memory cell transistors 21 disposed in the lower order bit lines 8 c and 8 d connected to the PMOS transistors 9 c and 9 d.
  • the pre-charge voltage to be applied to the higher order bit line 7 a can be configured to be applied to only the readout memory cell transistor 20 from which data is intended to be read out in the selected memory cell column wiring 18 a. It should be noted that in the non-readout block row, an N-side gate voltage of 3[V] is applied to the second selected gate line 113 b. Accordingly, the NMOS transistors 15 c and 15 d are switched on, and the fixed voltage is applied without change to the lower order source line 13 c from the higher order source line 12 a.
  • the non-volatile semiconductor memory device 1 it can be configured to be determined whether or not data has been written in the readout memory cell transistor 20 by measuring the pre-charge voltage of the higher order bit line 7 a, which varies depending on whether or not electric charges are accumulated into the charge accumulation layer of the readout memory cell transistor 20 .
  • this example describes a case of setting a pre-charge voltage to be 3[V] and of determining whether or not the pre-charge voltage is reduced towards the fixed voltage applied to the source due to the data in the memory cell transistor.
  • the pre-charge voltage is not necessarily higher than the fixed voltage.
  • FIG. 4 shown with the same reference signs assigned to components corresponding to those in FIG. 1 , is a schematic diagram showing a split well structure formed on a deep N-well DNW (not shown in the figure) in addition to the circuit configuration of the non-volatile semiconductor memory device 1 .
  • the memory blocks 10 a and 10 b aligned along the row direction in the upper part and the memory blocks 10 c and 10 d aligned along the row direction in the lower part are herein formed in different unit well structures W 1 and W 2 , respectively.
  • the unit well structures W 1 and W 2 have the same structure, and therefore, explanation will be hereinafter made by focusing on one of them, i.e., the unit well structure W 1 .
  • Such non-volatile semiconductor memory device 1 can be configured to execute a data erasing action for each of the substrates of the P-wells PW 1 and PW 2 . It should be herein noted that explanation will be hereinafter made for a case of erasing the data in the memory blocks 10 a and 10 b formed in the unit well structure W 1 in the upper part and of retaining the data, without erasing it, in the memory blocks 10 c and 10 d formed in the unit well structure W 2 in the lower part.
  • an erasing voltage of 9[V] can be applied to the P-well PW 1 of the unit well structure W 1 , while a voltage of 9[V] can be also applied to an N-well NW 1 .
  • a P-side gate voltage of 9[V] is applied to the shared, first selected gate line 108 a, and thereby, the PMOS transistors 9 a and 9 b are switched off.
  • a voltage of 0[V] is applied to the second selected gate line 113 a, and thereby, the NMOS transistors 15 a and 15 b are also switched off.
  • a gate voltage of 0[V] can be applied to all the word lines 102 a to 102 d.
  • the erasing voltage of 9[V] is applied to the P-well PW 1
  • the voltage of 0[V] is applied to the control gate opposed to the P-well PW 1 . Therefore, the voltage of the P-well PW 1 can be higher than that of the control gate.
  • electric charges accumulated into the charge accumulation layers of the memory cell transistors 103 are attracted to the P-well PW 1 to which higher voltage is applied, and are taken out of the charge accumulation layers. Data can be thereby configured to be erased.
  • the erasing block can be configured to collectively erase data from all the memory cell transistors 103 formed on the P-well PW 1 .
  • the PMOS transistors 9 c and 9 d can be switched off while a P-side gate voltage of 9[V] is applied to the first selected gate line 108 b; similarly, the NMOS transistors 15 c and 15 d can be switched off while a voltage of 0[V] is applied to the second selected gate line 113 b; and further, a gate voltage of 0[V] can be applied to all the word lines 102 e to 102 h.
  • an erasing prevention voltage of 0[V] can be configured to be applied to the P-well PW 2 .
  • the memory cell transistors 103 are disposed in a row and column matrix with respect to the plural memory cell column wirings 2 a and 2 b and the plural word lines 102 a to 102 h, and data can be written in the selected memory cell transistor 115 at which the selected word line 120 and the selected memory cell column wiring 18 a intersect with each other based on the voltage difference between the voltage of the predetermined, selected word line 120 and that of the predetermined, selected memory cell column wiring 18 a.
  • the PMOS transistors 9 a, 9 b, 9 c and 9 d for controlling voltage application to the memory cell transistors 103 are mounted on the memory cell column wirings 2 a and 2 b.
  • the PMOS transistor 9 b, to which the writing prevention voltage of the non-selected memory cell column wiring 18 b is applied, is configured to be switched on by means of the P-side gate voltage and the writing prevention voltage is configured to be applied to the non-selected memory cell transistor 116 that intersects with the selected word line 120 .
  • the PMOS transistor 9 b can be switched on by applying thereto a P-side gate voltage that is lower than the writing prevention voltage to be applied to the non-selected memory cell column wiring 18 b by a threshold voltage
  • the present non-volatile semiconductor memory device 1 is designed such that the NMOS transistors 15 a, 15 b, 15 c and 15 d for controlling voltage application to the memory cell transistors 103 are mounted on the memory cell column wirings 2 a and 2 b aside from the PMOS transistors 9 a, 9 b, 9 c and 9 d. And in the non-volatile semiconductor memory device 1 , when data is written in the selected memory cell transistor 115 , the N-side gate voltage is configured to be applied to the NMOS transistor from the second selected gate line 113 a aside from the P-side gate voltage to be applied to the PMOS transistor 9 b. The NMOS transistor in the selected memory cell column wiring is thereby switched on, and the writing voltage is accordingly configured to be applied to the selected memory cell transistor 115 from the NMOS transistor 15 a.
  • the P-side gate voltage for switching on the PMOS transistor 9 b and the N-side gate voltage for switching on the NMOS transistor 15 a can be respectively set to have low voltage values capable of switching on the transistors 9 b and 15 a.
  • it is possible to obtain flexible settings such as reduction in voltage in accumulating electric charges into the selected memory cell transistor 115 in comparison with a conventional device.
  • the N-side gate voltage is configured to be separately applied to the NMOS transistor 15 a in the selected memory cell column wiring 18 a from the second selected gate line 113 a.
  • the N-side gate voltage can be variously adjusted to be a low voltage capable of switching on the NMOS transistor 15 a without being constrained by the voltage value of the P-side gate voltage to be applied to the PMOS transistor 9 a.
  • the non-volatile semiconductor memory device 1 is designed such that the PMOS transistor 9 a is mounted between the higher order bit line 7 a and the lower order bit line 8 a in the memory block 10 a while the NMOS transistor 15 a is designed between the higher order source line 12 a and the lower order source line 13 a.
  • the memory blocks 10 a, 10 b, 10 c and 10 d are respectively designed to have such structure.
  • the writing prevention voltage can be applied to the non-selected memory cell transistor 116 from the PMOS transistor 9 b of the non-selected memory cell column wiring 18 b through the lower order bit line 8 b while the PMOS transistor 9 b is being switched on.
  • the writing voltage can be applied to the selected memory cell transistor 115 from the NMOS transistor 15 a through the lower order source line 13 a while the NMOS transistor 15 a is being switched on.
  • the writing gate voltage of 12[V] is applied as V W1 to the selected word line 120 while the writing prevention gate voltage of 4[V] is applied as V W2 to the non-selected word lines 121 .
  • V W1 ⁇ V W2 ⁇ 9[V] is set as a voltage condition and a voltage difference to be controlled by the peripheral circuit of the word lines 102 a to 102 h is set to be less than 9[V].
  • MOS transistors (not shown in the figures), respectively including a gate insulating layer with a thickness of less than 13 [nm], can be used in the peripheral circuit without using special MOS transistors respectively having a gate insulating layer with a large thickness in the peripheral circuit.
  • the writing prevention voltage of 8[V] is applied as V B1 to the higher order bit line 7 b of the non-selected memory cell column wiring 18 b, while the writing voltage of 0[V] is applied as V B2 to the higher order bit line 7 a of the selected memory cell column wiring 18 a.
  • V B1 ⁇ V B2 ⁇ 9[V] is set as a voltage condition and a voltage difference to be controlled by the peripheral circuit of the higher order bit lines 7 a and 7 b is set to be less than 9[V].
  • MOS transistors (not shown in the figures), respectively including a gate insulating layer with a thickness of less than 13 [nm], can be used in the peripheral circuit without using special MOS transistors respectively having a gate insulating layer with a large thickness in the peripheral circuit.
  • the writing prevention voltage of 8[V] is applied as V B1 to the higher order bit line 7 b of the non-selected memory cell column wiring 18 b, and the gate voltage of the PMOS transistor 9 a is adjusted.
  • a gate-to-substrate voltage V GW of the PMOS transistor 9 b is thereby set to be lower than the writing prevention voltage.
  • V B1 >V GW can be set as a voltage condition.
  • the non-volatile semiconductor memory device 1 it is possible to suppress the voltage to be applied to the PMOS transistor 9 b, and to form the gate insulating layer with a film thickness of less than 13 [nm] between the gate and the semiconductor substrate in the PMOS transistor 9 b.
  • the gate-to-substrate voltages of the PMOS transistors 9 a and 9 b become 1[V]
  • electric fields to be applied to the gate insulating films of the PMOS transistors 9 a and 9 b can be remarkably reduced.
  • the gate-to-substrate voltages of the NMOS transistors 15 a and 15 b become 1[V], and electric fields to be applied to the gate insulating films of the NMOS transistors 15 a and 15 b can be remarkably reduced.
  • reliability of the gate insulating films can be remarkably enhanced.
  • voltages to be applied to the NMOS transistors 15 a and 15 b can be suppressed. Therefore, it is possible to form the gate insulating film with a film thickness of less than 13 [nm] between the gate and the semiconductor substrate in the NMOS transistor 15 a.
  • the gate-to-substrate voltages of the NMOS transistors 15 a and 15 b are lowered and it is thereby possible to reduce electric fields applied to the gate insulating films of the NMOS transistors 15 a and 15 b. Therefore, a voltage of 4[V] or etc., for instance, may be applied to the second selected gate line 113 a.
  • the non-volatile semiconductor memory device 1 is designed to be provided with the NMOS transistor 15 a that is switched on and off by means of the N-side gate voltage aside from the P-side gate voltage for switching on and off the PMOS transistor 9 b configured to apply the writing prevention voltage to the non-selected memory cell transistor 116 in accumulating electric charges into the selected memory cell transistor 115 , and has a polarity opposite to that of the PMOS transistor 9 b.
  • the P-side gate voltage for switching on the PMOS transistor 9 b and the N-side gate voltage for switching on the NMOS transistor 15 a can be separately adjusted, and it is possible to more flexibly set the voltage in accumulating electric charges into the selected memory cell transistor 115 , for instance, to reduce the voltage in comparison with a conventional device by respectively setting the P-side gate voltage and the N-side gate voltage to have voltage values as low as possible whereby the PMOS transistor 9 a and the NMOS transistor 15 a can be switched on.
  • the writing prevention voltage is configured to be applied to the non-selected memory cell transistor 116 that intersects with the selected word line 120 , while the PMOS transistor 9 b, to which the writing prevention voltage is applied, is switched on. Therefore, the P-side gate voltage in switching on the PMOS transistor 9 b can be suppressed to be lower than the writing prevention voltage. The voltage in accumulating electric charges in the selected memory cell transistor 115 can be thereby reduced by that much in comparison with a conventional device.
  • the non-volatile semiconductor memory device 1 it is also possible to variously adjust the N-side gate voltage of the NMOS transistor 15 a configured to apply the writing voltage to the selected memory cell column wiring 18 a to be a low voltage separately from the P-side gate voltage.
  • the role of applying voltage to either the selected memory cell transistor 115 or the non-selected memory cell transistor 116 is shared by the PMOS transistor 9 b and the NMOS transistor 15 a through the configuration of applying a high voltage as the writing prevention voltage from the PMOS transistor 9 b and of applying a low voltage as the writing voltage from the NMOS transistor 15 a in accumulating electric charges into the selected memory cell transistor 115 .
  • the aforementioned exemplary embodiment has described, for instance, the case of applying the memory cell column wiring 2 a in which the higher order bit line 7 a, the lower order bit line 8 a, the higher order source line 12 a and the lower order source line 13 a are disposed while being directed to the row direction.
  • the present invention is not limited to this, and it is allowed to apply any one of various memory cell column wirings in which the higher order bit line 7 a, the lower order bit line 8 a, the higher order source line 12 a and the lower order source line 13 a are arbitrarily disposed in either the column direction or the row direction in accordance with the arrangement condition of the memory cell transistors 103 , the PMOS transistor 9 a and the NMOS transistor 15 a, for instance, including a memory cell column wiring in which higher order source lines are disposed in the row direction perpendicular to the higher order bit line 7 a, the lower order bit line 8 a and the lower order source line 13 a.
  • the aforementioned exemplary embodiment has described the case of applying the non-volatile semiconductor memory device 1 as a non-volatile semiconductor memory device configured to: apply an N-side gate voltage greater than or equal to V B2 +
  • the non-volatile semiconductor memory device 1 is herein configured to: apply the N-side gate voltage of 8[V] greater than or equal to V B2 +
  • the present invention is not limited to this.
  • the N-side gate voltage to be applied to the NMOS transistor is greater than or equal to V B2 +
  • V W1 ⁇ V W2 ⁇ 9[V] (where V W1 is the accumulating gate voltage of the selected word line while V W2 is the accumulating prevention gate voltage of the non-selected word line) is established as a relational equation in accumulating electric charges into the selected memory cell transistor, and the condition that the voltage difference between V W1 and V W2 is less than 9[V] is configured to be satisfied by applying the writing gate voltage of 12[V] as V W1 to the selected word line 120 and by applying the writing prevention gate voltage of 4[V] as V W2 to the non-selected word lines 121 .
  • the present invention is not limited to this. As long as the aforementioned condition of V W1 ⁇ V W2 ⁇ 9[V] is satisfied, the voltages to be applied to the selected word line and the non-selected word line may be set to have various voltage values.
  • V B1 ⁇ V B2 ⁇ 9[V] (where V B1 is the charge accumulating prevention voltage of the non-selected memory cell column wiring while V B2 is the charge accumulating voltage of the selected memory cell column wiring) is established as a relational equation in accumulating electric charges into the selected memory cell transistor, and the condition that the voltage difference between V B1 and V B2 is less than 9[V] is configured to be satisfied by applying the writing prevention voltage of 8[V] as V B1 to the higher order bit line 7 b of the non-selected memory cell column wiring 18 b and by applying the writing voltage of 0[V] as V B2 to the higher order bit line 7 a of the selected memory cell column wiring 18 a.
  • the present invention is not limited to this. As long as the aforementioned condition of V B1 ⁇ V B2 ⁇ 9[V] is satisfied, the voltages to be applied to the selected memory cell column wiring 18 a and the non-selected memory cell column wiring 18 b may be set to have various voltage values.
  • the aforementioned exemplary embodiment has described the case that voltage is applied to the source line of the non-selected memory cell column wiring in accumulating electric charges into the selected memory cell transistor, where the voltage, applied to the source line of the non-selected memory cell column wiring, is set to have a voltage value, which is less than that of the voltage to be applied to the bit line of the non-selected memory cell column wiring and is also greater than or equal to that obtained by subtracting the threshold voltage V thn of the NMOS transistor from that of the N-side gate voltage to be applied to the NMOS transistor.
  • the present invention is not limited to this.
  • any of the following conditions may be configured to be satisfied: that voltage is applied to the bit line of the selected memory cell column wiring in accumulating electric charges into the selected memory cell transistor, where the voltage, applied to the bit line of the selected memory cell column wiring, is set to have a voltage value, which is greater than that of the voltage to be applied to the source line of the selected memory cell column wiring and is also less than or equal to that obtained by adding the threshold voltage V thp of the PMOS transistor to the P-side gate voltage to be applied to the PMOS transistor; that the source line of the non-selected memory cell column wiring is set to be in an open state in accumulating electric charges into the selected memory cell transistor; and that the bit line of the selected memory cell column wiring is set to be in an open state in accumulating electric charges into the selected memory cell transistor.
  • a non-volatile semiconductor memory device 25 is different from the aforementioned non-volatile semiconductor memory device 1 regarding the voltage value of the P-side gate voltage that switches on the PMOS transistor 9 b in the non-selected memory cell column wiring 18 b in data writing and that of the N-side gate voltage that switches on the NMOS transistor 15 a in the selected memory cell column wiring 18 a in data writing.
  • FIG. 5 shows voltages in the respective positions, for instance, where the block in the first column and first row position is set as the selected block 117 and only the memory cell transistor 103 in the first row of the selected block 117 is set as the selected memory cell transistor 115 , while the other blocks are set as the non-selected blocks 118 .
  • a P-side gate voltage of less than 8[V] can be applied to the first selected gate line 108 a shared in the selected block row.
  • the voltage value of less than 8[V] of the P-side gate voltage V GP is herein the one set based on a writing prevention voltage of 8[V] to be applied to the higher order bit line 7 b of the non-selected memory cell column wiring 18 b and a threshold voltage V thp of the PMOS transistor 9 b in the non-selected memory cell column wiring 18 b, and is also the one (e.g., 7[V]) set under a condition of switching on the PMOS transistor 9 b, i.e., a condition of writing prevention voltage of 8[V] ⁇
  • the PMOS transistor 9 b to the source of which the writing prevention voltage of 8[V] is applied from the higher order bit line 7 b of the non-selected memory cell column wiring 18 b, is switched on when the P-side gate voltage V GP of less than 8[V] is applied thereto, and the writing prevention voltage of 8[V] can be applied to the lower order bit line 8 b of the non-selected memory cell column wiring 18 b intersecting with the selected word line 120 .
  • a voltage of 8[V] is being applied to the NMOS transistor 15 b from the higher order source line 12 b, while a voltage of 1[V] is being applied to the NMOS transistor 15 b from the second selected gate line 113 a. Therefore, the NMOS transistor 15 b is switched off and the electric potential of the lower order source line 13 b becomes the same as that of the lower order bit line 8 b.
  • the writing prevention voltage of 8[V] is applied to one terminal thereof from the higher order bit line 7 b of the non-selected memory cell column wiring 18 b through the PMOS transistor 9 b, although a high voltage of 12[V] as a gate voltage is applied to the control gate thereof from the selected word line 120 . Therefore, a voltage difference is reduced between the control gate and the channel region, and electric charges cannot be injected into the charge accumulation layer from the channel region without occurrence of a quantum tunneling effect.
  • an N-side gate voltage of greater than 0[V] can be applied to the second selected gate line 113 a shared in the selected block row.
  • the voltage of greater than 0[V] of the N-side gate voltage V GN is herein the one set based on a writing voltage of 0[V] to be applied to the higher order source line 12 a of the selected memory cell column wiring 18 a and a threshold voltage V thn of the NMOS transistor 15 a in the selected memory cell column wiring 18 a, and is also the one (e.g., 1[V]) set under a condition of switching on the NMOS transistor 15 a, i.e., a condition of writing prevention voltage of 0[V]+
  • the NMOS transistor 15 a to the source of which the writing voltage of 0[V] is applied from the higher order source line 12 a of the selected memory cell column wiring 18 a, is switched on when the N-side gate voltage V GN of greater than 0[V] is applied thereto, and the writing voltage of 0[V] can be applied to the lower order source line 13 a of the selected memory cell column wiring 18 a intersecting with the selected word line 120 .
  • a voltage of 0[V] is being applied to the PMOS transistor 9 a from the higher order bit line 7 a, while the voltage of 7[V] is being applied to the PMOS transistor 9 a from the first selected gate line 108 a. Therefore, the PMOS transistor 9 a is switched off and the electric potential of the lower order bit line 8 a becomes the same as that of the lower order source line 13 a to which the writing voltage is being applied.
  • the high voltage of 12[V] as the gate voltage is applied to the control gate thereof from the selected word line 120
  • the writing voltage of 0[V] is applied to the other terminal thereof from the lower order source line 13 a through the NMOS transistor 15 a in the selected memory cell column wiring 18 a.
  • the P-side gate voltage to be applied to the first selected gate line 108 a can be remarkably reduced in comparison with a conventional device, while the N-side gate voltage to be applied to the second selected gate line 113 a can be remarkably reduced in comparison with the conventional device.
  • Another non-volatile semiconductor memory device may be configured such that, in a data writing action, the same voltage value may be set for the P-side gate voltage for switching on the PMOS transistor 9 b of the non-selected memory cell column wiring 18 b and the N-side gate voltage for switching on the NMOS transistor 15 a of the selected memory cell column wiring 18 a.
  • the P-side gate voltage and the N-side gate voltage having the same voltage value, can be applied to the PMOS transistor 9 b and the NMOS transistor 15 a, respectively, from the same voltage generating source, and thus, means for applying voltage may be shared by the PMOS transistor 9 b and the NMOS transistor 15 a.
  • the entire device configuration can be simplified by that much.
  • the P-side gate voltage to be applied to the PMOS transistor 9 b can be set to be 4[V]
  • the N-side gate voltage to be applied to the NMOS transistor 15 a can be also set to be 4[V]. Therefore, the P-side gate voltage and the N-side gate voltage can be remarkably reduced in a writing action in comparison with the aforementioned non-volatile semiconductor memory device 1 . Further, in comparison with the aforementioned non-volatile semiconductor memory device 1 , a voltage difference can be eliminated between the both voltages by setting the same voltage value for the both voltages. Therefore, the voltage amplitude for the entire device can be reduced by that much.
  • different sets of means for applying voltage may be configured to separately apply voltages to the first selected gate line 108 a and the second selected gate line 113 a, even when the P-side gate voltage to be applied to the PMOS transistor 9 a and the N-side gate voltage to be applied to the NMOS transistor 15 a have the same voltage value.
  • various voltages may be applied to the higher order bit line 7 a as long as the PMOS transistor 9 a in the selected memory cell column wiring 18 a can be switched off.
  • various voltages may be applied to the higher order source line 12 b as long as the NMOS transistor 15 b in the non-selected memory cell column wiring 18 b can be switched off.
  • the PMOS transistor 9 a in the selected memory cell column wiring 18 a may be switched off by applying, for instance, a selected bit voltage V B2 of 4[V] to the higher order bit line 7 a of one selected memory cell column wiring 18 a, whereas the NMOS transistor 15 b in the non-selected memory cell column wiring 18 b may be switched off by applying, for instance, a non-selected source voltage V B1 of 4[V] to the higher order source line 12 b of the other non-selected memory cell column wiring 18 b.
  • the selected bit voltage V B2 is the one set for satisfying a condition that the voltage value thereof is greater than or equal to that of the writing voltage to be applied to the higher order source line 12 a of the selected memory cell column wiring 18 a while being less than or equal to that obtained by adding a threshold voltage
  • the non-selected source voltage V s1 is the one set for satisfying a condition that the voltage value thereof is less than that of the writing prevention voltage to be applied to the higher order bit line 7 b of the non-selected memory cell column wiring 18 b while being greater than or equal to that obtained by subtracting a threshold voltage V thn of the NMOS transistor 15 b from an N-side gate voltage V GN to be applied to the NMOS transistor 15 b in the non-selected memory cell column wiring 18 b (i.e., greater than or equal to (V GN ⁇ V thn )).
  • the source voltage is adjustable in addition to the gate voltage, and for instance, the selected bit voltage V B2 of 4[V] can be applied to the higher order bit line 7 a, while the non-selected source voltage V s1 of 4[V] can be applied to the higher order source line 12 b.
  • a non-volatile semiconductor memory device may be applied that is obtained by an arbitrary combination of the aforementioned non-volatile semiconductor memory devices 1 and 25 according to the first exemplary embodiment.
  • a SONOS memory cell transistor capable of accumulating electric charges into a silicon nitride film layer is applied as a memory cell transistor capable of accumulating electric charges into a charge accumulation layer.
  • the present invention is not limited to this, and any other various memory cell transistors may be applied, such as a stack-type memory cell transistor in which a conductive polysilicon is disposed on a tunnel oxide film and electric charges are accumulated into the floating gate thereof.
  • the aforementioned exemplary embodiment has described the case of applying the non-volatile semiconductor memory device 1 , 25 having totally four memory blocks 10 a, 10 b, 10 c and 10 d formed in the matrix of two rows and two columns.
  • the present invention is not limited to this.
  • a non-volatile semiconductor memory device may be applied that has two memory blocks formed in two columns or in two rows.
  • a non-volatile semiconductor memory device may be applied that has any other various number of memory blocks formed in a matrix of two rows and one column, a matrix of three rows and one column, a matrix of three rows and three columns or etc.
  • the aforementioned exemplary embodiment has described the case of applying the non-volatile semiconductor memory device 1 in which the plural memory cell transistors 103 are disposed between the bit line 4 a and the source line 5 a while one terminals thereof are connected to the bit line 4 a and the other terminals thereof are connected to the source line 5 a.
  • the present invention is not limited to this.
  • a NAND non-volatile semiconductor memory device may be applied that a plurality of memory cell transistors are disposed in series with respect to a bit line and the memory cell transistor in the bottom row is connected to a source.
  • the exemplary embodiment of the present invention has explained that the device is formed on the P-type substrate.
  • an N-type substrate may be used, or alternatively, an SOI substrate or etc. may be used.
  • the advantageous effects of the present invention can be achieved even without formation of the deep N-well DNW as long as the divided P-wells in the lower part of the memory cell region can be electrically separated.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Non-Volatile Memory (AREA)
  • Semiconductor Memories (AREA)
  • Read Only Memory (AREA)
US14/730,856 2011-09-21 2012-09-18 Non-volatile semiconductor memory device Active USRE46203E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US14/730,856 USRE46203E1 (en) 2011-09-21 2012-09-18 Non-volatile semiconductor memory device

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
JP2011205934A JP5219170B2 (ja) 2011-09-21 2011-09-21 不揮発性半導体記憶装置
JP2011-205934 2011-09-21
US14/239,735 US8963229B2 (en) 2011-09-21 2012-09-18 Non-volatile semiconductor memory device
PCT/JP2012/073849 WO2013042665A1 (ja) 2011-09-21 2012-09-18 不揮発性半導体記憶装置
US14/730,856 USRE46203E1 (en) 2011-09-21 2012-09-18 Non-volatile semiconductor memory device

Publications (1)

Publication Number Publication Date
USRE46203E1 true USRE46203E1 (en) 2016-11-15

Family

ID=47914429

Family Applications (2)

Application Number Title Priority Date Filing Date
US14/730,856 Active USRE46203E1 (en) 2011-09-21 2012-09-18 Non-volatile semiconductor memory device
US14/239,735 Ceased US8963229B2 (en) 2011-09-21 2012-09-18 Non-volatile semiconductor memory device

Family Applications After (1)

Application Number Title Priority Date Filing Date
US14/239,735 Ceased US8963229B2 (en) 2011-09-21 2012-09-18 Non-volatile semiconductor memory device

Country Status (8)

Country Link
US (2) USRE46203E1 (ja)
EP (1) EP2760026B1 (ja)
JP (1) JP5219170B2 (ja)
KR (1) KR101324842B1 (ja)
CN (1) CN103858173B (ja)
SG (1) SG2014008627A (ja)
TW (1) TWI416526B (ja)
WO (1) WO2013042665A1 (ja)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8817116B2 (en) 2011-10-28 2014-08-26 Lg Innotek Co., Ltd. Camera module
US9361995B1 (en) * 2015-01-21 2016-06-07 Silicon Storage Technology, Inc. Flash memory system using complementary voltage supplies
JP6500200B2 (ja) * 2015-02-25 2019-04-17 株式会社フローディア 半導体記憶装置
CN105788632B (zh) * 2016-02-26 2019-04-02 江苏时代全芯存储科技有限公司 记忆体电路
JP2017168164A (ja) * 2016-03-15 2017-09-21 東芝メモリ株式会社 メモリデバイス
US11069743B1 (en) * 2020-06-09 2021-07-20 Globalfoundries Singapore Pte. Ltd. Non-volatile memory elements with a multi-level cell configuration
JP2022118607A (ja) * 2021-02-02 2022-08-15 キオクシア株式会社 メモリデバイス

Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1997008707A1 (fr) 1995-08-31 1997-03-06 Hitachi, Ltd. Dispositif de memoire non volatile a semi-conducteur et systeme informatique faisant appel a ce dispositif
JPH10144807A (ja) 1996-11-08 1998-05-29 Sony Corp 不揮発性半導体記憶装置
JP2001230332A (ja) 1999-12-06 2001-08-24 Sony Corp 不揮発性半導体記憶装置およびその動作方法
US20010036106A1 (en) * 1992-07-06 2001-11-01 Masataka Kato Nonvolatile semiconductor memory
US20050180212A1 (en) 2004-02-16 2005-08-18 Matsushita Electric Industrial Co., Ltd. Non-volatile semiconductor memory device
US20070002621A1 (en) 2005-06-30 2007-01-04 Hynix Semiconductor Inc. Non-volatile memory device, and multi-page program, read and copyback program method thereof
US20070257305A1 (en) * 2006-05-01 2007-11-08 Yoshitaka Sasago Nonvolatile semiconductor memory device and manufacturing method thereof
US7643367B2 (en) * 2007-08-15 2010-01-05 Oki Semiconductor Co., Ltd. Semiconductor memory device
US20100124115A1 (en) 2008-11-20 2010-05-20 Micron Technology, Inc. Program and sense operations in a non-volatile memory device
US20100214838A1 (en) * 2009-02-24 2010-08-26 Kabushiki Kaisha Toshiba Non-volatile semiconductor storage device
US20110228584A1 (en) * 2010-03-19 2011-09-22 Semiconductor Energy Laboratory Co., Ltd. Semiconductor memory device
US20110317490A1 (en) * 2010-06-28 2011-12-29 Oki Semiconductor Co., Ltd. Nonvolatile semiconductor memory
US20120008389A1 (en) * 2010-07-06 2012-01-12 Samsung Electronics Co., Ltd. Nonvolatile memory devices, memory systems and methods of performing read operations
US20120014181A1 (en) * 2004-11-01 2012-01-19 Genusion, Inc. Nonvolatile Semiconductor Memory

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6633496B2 (en) * 1997-12-12 2003-10-14 Saifun Semiconductors Ltd. Symmetric architecture for memory cells having widely spread metal bit lines
JP3694422B2 (ja) * 1999-06-21 2005-09-14 シャープ株式会社 ロウデコーダ回路
US6351415B1 (en) * 2001-03-28 2002-02-26 Tower Semiconductor Ltd. Symmetrical non-volatile memory array architecture without neighbor effect
US6584034B1 (en) * 2001-04-23 2003-06-24 Aplus Flash Technology Inc. Flash memory array structure suitable for multiple simultaneous operations

Patent Citations (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010036106A1 (en) * 1992-07-06 2001-11-01 Masataka Kato Nonvolatile semiconductor memory
WO1997008707A1 (fr) 1995-08-31 1997-03-06 Hitachi, Ltd. Dispositif de memoire non volatile a semi-conducteur et systeme informatique faisant appel a ce dispositif
JPH10144807A (ja) 1996-11-08 1998-05-29 Sony Corp 不揮発性半導体記憶装置
JP2001230332A (ja) 1999-12-06 2001-08-24 Sony Corp 不揮発性半導体記憶装置およびその動作方法
US20020097621A1 (en) * 1999-12-06 2002-07-25 Ichiro Fujiwara Nonvolatile semiconductor memory device and method of operation thereof
US20050180212A1 (en) 2004-02-16 2005-08-18 Matsushita Electric Industrial Co., Ltd. Non-volatile semiconductor memory device
JP2005228446A (ja) 2004-02-16 2005-08-25 Matsushita Electric Ind Co Ltd 不揮発性半導体記憶装置
US7123510B2 (en) * 2004-02-16 2006-10-17 Matsushita Electric Industrial Co., Ltd. Non-volatile semiconductor memory device
US20120014181A1 (en) * 2004-11-01 2012-01-19 Genusion, Inc. Nonvolatile Semiconductor Memory
US20070002621A1 (en) 2005-06-30 2007-01-04 Hynix Semiconductor Inc. Non-volatile memory device, and multi-page program, read and copyback program method thereof
US20070257305A1 (en) * 2006-05-01 2007-11-08 Yoshitaka Sasago Nonvolatile semiconductor memory device and manufacturing method thereof
US7643367B2 (en) * 2007-08-15 2010-01-05 Oki Semiconductor Co., Ltd. Semiconductor memory device
US20100124115A1 (en) 2008-11-20 2010-05-20 Micron Technology, Inc. Program and sense operations in a non-volatile memory device
US20100214838A1 (en) * 2009-02-24 2010-08-26 Kabushiki Kaisha Toshiba Non-volatile semiconductor storage device
US20110228584A1 (en) * 2010-03-19 2011-09-22 Semiconductor Energy Laboratory Co., Ltd. Semiconductor memory device
US20110317490A1 (en) * 2010-06-28 2011-12-29 Oki Semiconductor Co., Ltd. Nonvolatile semiconductor memory
US20120008389A1 (en) * 2010-07-06 2012-01-12 Samsung Electronics Co., Ltd. Nonvolatile memory devices, memory systems and methods of performing read operations

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Supplementary European Search Report issued Feb. 20, 2015 in connection with European Patent Application No. 12833384.6 (6 pages).

Also Published As

Publication number Publication date
SG2014008627A (en) 2014-04-28
JP5219170B2 (ja) 2013-06-26
EP2760026A4 (en) 2015-03-25
JP2013069364A (ja) 2013-04-18
US8963229B2 (en) 2015-02-24
EP2760026B1 (en) 2016-06-08
KR101324842B1 (ko) 2013-11-01
WO2013042665A1 (ja) 2013-03-28
US20140203345A1 (en) 2014-07-24
TW201329986A (zh) 2013-07-16
KR20130039762A (ko) 2013-04-22
TWI416526B (zh) 2013-11-21
EP2760026A1 (en) 2014-07-30
CN103858173A (zh) 2014-06-11
CN103858173B (zh) 2017-02-15

Similar Documents

Publication Publication Date Title
USRE46203E1 (en) Non-volatile semiconductor memory device
US7411834B2 (en) Nonvolatile semiconductor memory device
CN101373635B (zh) 非易失存储器件
TWI488185B (zh) Nand快閃記憶體偏壓操作
US8830751B2 (en) Semiconductor memory device
KR102293640B1 (ko) 불휘발성 반도체 기억 장치
US8873287B2 (en) Nonvolatile programmable logic switch
US8897079B2 (en) Non-volatile semiconductor memory with bit line hierarchy
KR20090051818A (ko) 비휘발성 기능을 갖는 단일 트랜지스터 플로팅 바디ｄｒａｍ 셀 소자
TWI615923B (zh) 非揮發性靜態隨機存取記憶體記憶胞、及非揮發性半導體記憶裝置
US10102911B2 (en) Non-volatile semiconductor storage device for reducing the number of memory cells arranged along a control to which a memory gate voltage is applied
US9437736B2 (en) Non-volatile semiconductor memory device
US6611457B2 (en) Read-only nonvolatile memory
CN113506808B (zh) 半导体存储装置
US8390052B2 (en) Nonvolatile semiconductor memory device
TWI670719B (zh) 抗熔絲記憶體及半導體記憶裝置

Legal Events

Date Code Title Description
MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8