USRE41522E1 - Method and apparatus for scaling up and down a video image - Google Patents

Method and apparatus for scaling up and down a video image Download PDF

Info

Publication number
USRE41522E1
USRE41522E1 US12/222,127 US22212708A USRE41522E US RE41522 E1 USRE41522 E1 US RE41522E1 US 22212708 A US22212708 A US 22212708A US RE41522 E USRE41522 E US RE41522E
Authority
US
United States
Prior art keywords
video signal
format
video
scaling
image
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
US12/222,127
Inventor
Takeuchi Kesatoshi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to US12/222,127 priority Critical patent/USRE41522E1/en
Priority to US12/801,725 priority patent/USRE42656E1/en
Application granted granted Critical
Publication of USRE41522E1 publication Critical patent/USRE41522E1/en
Priority to US13/180,910 priority patent/USRE43641E1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G09G5/005—Adapting incoming signals to the display format of the display terminal
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00—Aspects of display data processing
    • G09G2340/04—Changes in size, position or resolution of an image
    • G09G2340/0407—Resolution change, inclusive of the use of different resolutions for different screen areas
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2360/00—Aspects of the architecture of display systems
    • G09G2360/02—Graphics controller able to handle multiple formats, e.g. input or output formats
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G09G5/006—Details of the interface to the display terminal
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G09G5/391—Resolution modifying circuits, e.g. variable screen formats

Definitions

  • the present invention relates to a method of and an apparatus for scaling up and down an input video image and displaying the resultant video image on a display device.
  • the computer should generate video signals according to the resolution of the display device.
  • resolution implies both a number of dots (that is, a number of pixels) in a horizontal direction of a video image and a number of lines (that is, a number of scanning lines) in a vertical direction.
  • the number of dots in the horizontal direction is referred to as the horizontal resolution
  • the number of lines in the vertical direction is referred to as the vertical resolution.
  • the resolution and the number of tones of a video image generated by a computer are restricted by the capacity of a video RAM (VRAM) in the computer.
  • the number of tones is reduced for a display with a greater resolution (that is, a larger screen size), and increased for a display with a smaller resolution.
  • the display device has a significantly large screen size, it may be impossible to make the resolution of a video signal generated by the computer coincident with the resolution of the display device.
  • the similar problem arises when a video image generated by a device other than the computer (for example, a television image) is displayed on a display device other than a television receiver.
  • an object of the present invention is to convert any resolution of an input video image to a resolution of a display device and display the video image with the converted resolution.
  • the present invention is directed to a video image scaling apparatus for scaling up or down an input video image and displaying the scaled video image on a display device.
  • the apparatus comprises: resolution determination means for analyzing an input video signal to determine a resolution of the input video signal; and scaling means for expanding or contracting a video image expressed by the input video signal so that the resolution of the video signal is made equal to a resolution of the display device.
  • a ratio of the resolution of the input video signal to the resolution of the display device can be obtained if the resolution of the input video signal is determined. Expansion or contraction of a video image by the ratio will make the resolution of a video signal equal to the resolution of the display device.
  • the resolution determination means comprises: resolution storage means for storing relations between the resolution of the input video signal and frequencies of synchronizing signals of the input video signal; frequency determination means for determining frequencies of the synchronizing signals of the input video signal; and means for reading out a resolution corresponding to the frequencies of the synchronizing signals from the resolution storage means.
  • the resolution storage means When the relations between the resolutions of a video signal and frequencies of synchronizing signals are stored in the resolution storage means, the resolution can be readily determined according to the frequencies of the synchronizing signals.
  • the apparatus further comprises: means for displaying a sign indicating that a resolution is unknown when the frequencies of the synchronizing signals of the input video image are not stored in the resolution storage means; and resolution setting means for setting a value of the unknown resolution of the input video signal and registering a relation between the resolution and the frequencies of the synchronizing signals of the input video signal in the resolution storage means.
  • This aspect allows to convert the resolution of an input image signal even if the input video signal has synchronizing signals of unknown frequencies.
  • the scaling means comprises: a first buffer memory for temporarily storing the input video signal; a frame memory in which a video signal read out of the first buffer memory is written; a second buffer memory for temporarily storing a video signal read out of the frame memory; and memory control means for giving a write address to the frame memory while successively reading out video signals from the first buffer memory to write the video signal read out of the first buffer memory into the frame memory, and for giving a read address to the frame memory to read out the video signal from the frame memory and transfer the video signal to the second buffer memory, and wherein the memory control means comprises: means for expanding or contracting a video image read out of the frame memory by adjusting the read address given to the frame memory.
  • the present invention is also directed to a method of scaling up or down an input video image and displaying the scaled video image on a display device.
  • the method comprises the steps of: (a) analyzing an input video signal to determine a resolution of the input video signal; and (b) expanding or contracting a video image expressed by the input video signal so that the resolution of the video signal is made equal to a resolution of the display device.
  • FIG. 1 is a block diagram illustrating the structure of a liquid-crystal projector as a first embodiment according to the present invention
  • FIG. 2 schematically illustrates functions of a video scaler 36 ;
  • FIG. 3 is a block diagram illustrating the internal structure of the video scaler 36 ;
  • FIG. 4 shows the contents of a resolution determination table
  • FIG. 5 shows a wave form of a composite video signal
  • FIG. 6 is a block diagram illustrating the internal structure of a scaling unit 70 ;
  • FIG. 7 is a timing chart showing a process of generating vertical addresses
  • FIGS. 8A and 8B show a concrete procedure of expanding a video image
  • FIG. 9 is a timing chart showing a process of generating horizontal addresses
  • FIG. 10 is a block diagram illustrating the internal structure of a latch error elimination circuit 150 ;
  • FIG. 11 is a block diagram illustrating the structure of a down converter as a second embodiment according to the present invention.
  • FIGS. 12A , 12 B 1 , 12 B 2 , and 12 B 3 show a process of expanding and contracting a video image by multiplying read addresses by a predetermined coefficient K.
  • FIG. 1 is a block diagram illustrating the structure of a liquid-crystal projector as a first embodiment according to the present invention.
  • the liquid-crystal projector projects video images generated by a personal computer 100 on a large-size screen (not shown).
  • the liquid-crystal projector includes a CPU 20 , a main memory 22 , an input panel 24 functioning as input means, an A-D converter 32 , a frame memory 34 , a video scaler 36 , LCD drivers 38 , LCD panels (liquid-crystal panels) 40 , and a light source 42 .
  • the frame memory 34 includes three memory planes for storing R, G, and B signals, respectively.
  • the LCD drivers 38 and the LCD panels are also provided for the R, G, and B signals.
  • the CPU 20 functions as a frequency determination unit 26 for determining a frequency of a synchronizing signal SYNC given by the personal computer 100 and as a resolution determination unit 28 for determining a resolution corresponding to the frequency of the synchronizing signal SYNC.
  • the CPU 20 executes computer program codes stored in the main memory 22 to implement these functions.
  • the A-D converter 32 converts an analog video signal VPC generated by the personal computer 100 to a digital video signal DPC and transmits the digital video signal DPC to the video scaler 36 .
  • the video scaler 36 receives the digital video signal DPC as well as the synchronizing signal SYNC output from the personal computer 100 .
  • video signals may represent video signals in a narrow sense that do not include synchronizing signals, and also those in a broad sense that include synchronizing signals.
  • the video scaler 36 writes the input digital video signal DPC into the frame memory 34 while reading out a video signal from the frame memory 34 and supplying the video signal to the LCD driver 38 .
  • the video scaler 36 expands or contracts a video image, so as to make the resolution of the video signal coincident with a standard resolution of the LCD panel 40 .
  • the LCD driver 38 reproduces a video images that is transmitted from the video scaler 36 on the LCD panel 40 .
  • the video images reproduced on the LCD panels 40 are finally projected as a color image on the screen by means of an optical system including the light source 42 .
  • FIG. 2 schematically illustrates the functions of the video scaler 36 .
  • video images generated by the personal computer 100 may have a variety of resolutions (for example, 640 dots by 400 lines, 640 dots by 480 lines, 800 dots by 600 lines, 1,024 dots by 768 lines, and 1,600 dots by 1,200 lines).
  • the standard resolution of the LCD panel 40 is, on the other hand, fixed to a predetermined value. In the example of FIG. 2 , the standard resolution is 800 dots by 600 lines.
  • the video scaler 36 accordingly expands or contracts the input video signal VPC in order to generate a video signal having the standard resolution of the LCD panel 40 .
  • FIG. 3 is a block diagram illustrating the internal structure of the video scaler 36 .
  • the video scaler 36 includes a first color conversion unit 50 , a write synchronizing signal generator 52 , an input FIFO buffer 54 , a DRAM controller 56 , an address controller 58 , a CPU access controller 60 , two output FIFO buffers 61 and 62 , a filter unit 64 , a second color conversion unit 66 , and a read synchronizing signal generator 68 .
  • the frame memory 34 is constructed as a dynamic RAM in this embodiment.
  • the DRAM controller 56 is a circuit for controlling a process of writing video signals into the frame memory 34 and a process of reading out video signals from the frame memory 34 .
  • the digital video signal DPC output from the A-D converter 32 shown in FIG. 1 is given to the first color conversion unit 50 , which carries out a color conversion to RGB signals, if necessary.
  • the first color conversion unit 50 converts the YCrCb signal to an RGB signal.
  • the synchronizing signal SYNC generated by the personal computer 100 includes a horizontal synchronizing signal HSYNC 1 and a vertical synchronizing signal VSYNC 1 .
  • the write synchronizing signal generator 52 has an internal PLL circuit (not shown), which multiplies the frequency of either the horizontal synchronizing signal HSYNC 1 or the vertical synchronizing signal VSYNC 1 by N 0 to generate a dot clock signal DCK 1 .
  • the dot clock signal DCK 1 indicates an update timing of a dot position in the horizontal direction.
  • the dot clock signal DCK 1 as well as the horizontal synchronizing signal HSYNC 1 and the vertical synchronizing signal VSYNC 1 are supplied to the address controller 58 .
  • the video signal converted by the first color conversion unit 50 is temporarily stored in the FIFO buffer 54 and written into the frame memory 34 by the DRAM controller 56 .
  • the FIFO buffer 54 works to adjust the timing of the writing operation.
  • the writing operation into the frame memory 34 is carried out synchronously with the write synchronizing signals (DCK 1 , HSYNC 1 , and VSYNC 1 ) output from the write synchronizing signal generator 52 .
  • Each dot position (or horizontal address) is updated synchronously with the dot clock signal DCK 1
  • each scanning line position (vertical address) is updated synchronously with the horizontal synchronizing signal HSYNC 1 .
  • Each frame or each field is updated synchronously with the vertical synchronizing signal VSYNC 1 .
  • the DRAM controller 56 also reads out video signals stored in the frame memory 34 and writes the input video signals alternately into the two FIFO buffers 61 and 62 .
  • the reading-out operation from the frame memory 34 is carried out synchronously with read synchronizing signals (DCK 2 , HSYNC 2 , and VSYNC 2 ) generated by the read synchronizing signal generator 68 .
  • the read synchronizing signals (DCK 2 , HSYNC 2 , and VSYNC 2 ) are also supplied to the LCD driver 38 to be used as display synchronizing signals for the LCD panel 40 .
  • the address controller 58 is a circuit for generating a write address and a read address and supplying the write and read addresses to the DRAM controller 56 .
  • the address controller 58 further includes a scaling unit 70 for expanding or contracting (or scaling up or down) a video image.
  • One line of video signals read out from the frame memory 34 are written alternately into the two output FIFO buffers 61 and 62 .
  • video signals are read out from the buffer which is not under the writing operation, to be supplied to the filter unit 64 .
  • the filter unit 64 is a circuit for carrying out a variety of filtering processes, such as ⁇ correction (conversion of input/output tones) and left-to-right and top-to-bottom inversions of video images.
  • the filtered video signal undergoes the color conversion in the second color conversion unit 66 , if necessary, to be converted to an output video signal DOUT.
  • the output video signal DOUT is then supplied to the LCD driver 38 (see FIG. 1 ).
  • the CPU 20 shown in FIG. 1 has access to the respective elements in the video scaler 36 via the CPU access controller 60 shown in FIG. 3 .
  • the CPU 20 receives the signals output from the write synchronizing signal generator 52 via the CPU access controller 60 .
  • the CPU 20 first functions as the frequency determination unit 26 (see FIG. 1 ) to measure the frequencies of the horizontal synchronizing signal HSYNC 1 and the vertical synchronizing signal VSYNC 1 , which are supplied to the write synchronizing signal generator 52 .
  • the CPU 20 then functions as the resolution determination unit 28 to determine the resolution of the input video image VPC based on the measured frequencies.
  • FIG. 4 shows a resolution determination table indicating relations between the resolutions and the frequencies of the synchronizing signals.
  • the relations between the various resolutions (the number of dots by the number of lines) and the frequencies of the horizontal synchronizing signal and the vertical synchronizing signal are registered in the resolution determination table, which is stored in the main memory 22 .
  • the frequency of an operation clock of the CPU 20 is at least tens of MHz while the frequency of the horizontal synchronizing signal is tens of kHz, and the frequency of the vertical synchronizing signal several is tens of Hz.
  • the CPU 20 can thus execute the computer program codes to implement the function of the frequency determination unit 26 to measure these frequencies with a sufficiently high accuracy.
  • the CPU 20 carries out the counting-up operation at a regular interval and obtains a count between edges (such as falling edges) of the horizontal synchronizing signal HSYNC 1 .
  • the CPU 20 then calculates the frequency of the horizontal synchronizing signal HSYNC 1 from the count.
  • the frequency of the vertical synchronizing signal VSYNC 1 can be determined in a similar manner.
  • the resolution determination unit 28 determines the corresponding resolution by referring to the resolution determination table (FIG. 4 ).
  • plural combinations of the frequencies of synchronizing signals may correspond to an identical resolution. It is accordingly desirable to register relations between the resolutions and the frequencies used in a number of commercially available apparatuses as many as possible into the resolution determination table. There is, however, still a possibility of receiving a video signal having a frequency not registered in the resolution determination table.
  • the CPU 20 shown in FIG. 1 may make a display on the LCD panel 40 (or on a display unit of the input panel 24 ), showing that the frequency of the input video signal VPC has not yet been registered.
  • the user sets the resolution (the number of dots by the number of lines) of the input video signal VPC with the input panel 24 , thereby registering the relation between the frequency and the resolution into the resolution determination table.
  • the resolution of the input video signal VPC may be determined on the basis of not only the frequencies of the horizontal synchronizing signal and the vertical synchronizing signal but on period widths H H and H V of the horizontal and vertical synchronizing signals and on the kind of interlacing.
  • FIG. 5 shows the period widths H H and H V of the horizontal synchronizing signal and the vertical synchronizing signal.
  • FIG. 5 shows a wave form of a composite video signal. Determination of the resolution of the input video signal based on the frequencies of the synchronizing signals as well as their period widths H H and H V and the state of interlacing can effectively reduce the possible errors that may be made in the determination.
  • the horizontal resolution and the vertical resolution determined by the resolution determination unit 28 are given to the address controller 58 via the CPU access controller 60 (see FIG. 3 ).
  • the scaling unit 70 in the address controller 58 carries out expansion or contraction of a video image as described before along with FIG. 2 , in order to convert the horizontal and vertical resolutions to the standard resolutions of the LCD panel 40 .
  • FIG. 6 is a block diagram illustrating the internal structure of the scaling unit 70 .
  • the scaling unit 70 includes a PLL circuit 142 , a frequency divider 144 , a horizontal address generator 146 , a vertical address generator 148 , a 3-state buffer 160 , and an inverter 162 .
  • a data latch 164 shown in FIG. 6 is a circuit included in the DRAM controller 56 .
  • the horizontal address generator 146 includes a latch error elimination circuit 150 , a first counter 152 , and a first latch 154 .
  • the vertical address generator 148 includes a second counter 156 and a second latch 158 .
  • the PLL circuit 142 receives the horizontal synchronizing signal HSYNC 2 , which is generated for the reading-out operation, and generates a second dot clock signal DCKX having the frequency of N times the frequency of HSYNC 2 .
  • the frequency divider 144 receives the dot clock signal DCK 2 , which is also generated for the reading operation, and divides the frequency of DCK 2 by M to generate a line increment signal LINCX.
  • the preset values N and M in the PLL circuit and the frequency divider 144 are used to convert the resolution of the input video signal VPC to the resolution of the LCD panel 40 , and are respectively determined by the CPU 20 . A concrete process of determining the preset values N and M will be described later.
  • FIG. 7 is a timing chart showing operation of the vertical address generator 148 .
  • the second counter 156 After being reset by the vertical synchronizing signal VSYNC 2 for the reading operation (FIG. 7 (a)), the second counter 156 counts the number of pulses in the line increment signal LINCX.
  • a count HC on the second counter 156 (FIG. 7 (d)) is latched at a rising edge of the horizontal synchronizing signal HSYNC 2 and given as a vertical address VADD to the 3-state buffer 160 .
  • the vertical address VADD is updated as 0, 1, 1, 2, . . .
  • FIGS. 8A and 8B show a concrete process of expanding a video image.
  • FIG. 8A shows video data stored in the frame memory 34
  • FIG. 8B shows expanded video data. Numerals written in the tables represent the values of video data.
  • the video image thus read out is accordingly expanded in the vertical direction as shown in FIG. 8B.
  • a vertical magnification MV 2 is given as a ratio of a frequency fHSYNC 2 of the horizontal synchronizing signal HSYNC 2 to a frequency fLINCX of the line increment signal LINCX.
  • the video image can be expanded by an arbitrary magnification in the vertical direction by adjusting the preset value M in the frequency divider 144 (FIG. 6 ).
  • the video image will be contracted in the vertical direction when the value of the magnification MV 2 is less than 1.
  • FIG. 9 is a timing chart showing an operation of the horizontal address generator 146 .
  • the latch error elimination circuit 150 ( FIG. 6 ) generates a third dot clock signal DCKXX (FIG. 9 (e)) from the first and the second dot clock signals DCK 2 and DCKX (FIGS. 9 (b) and 9 (d)).
  • FIG. 10 is a block diagram illustrating the internal structure of the latch error elimination circuit 150 .
  • the latch error elimination circuit 150 includes a delay circuit 170 , an exclusive NOR (EXNOR) circuit 172 , and a D-type flip-flop 174 .
  • An output signal DKFF of the EXNOR circuit 172 is an inversion of an exclusive OR of the first dot clock signal DCK 2 and a signal obtained by delaying the dot clock signal DCK 2 by a predetermined time period.
  • the signal DKFF thus represents timings of rises and falls of the first dot clock signal DCK 2 as shown in FIG. 9 (c).
  • the output signal DKFF of the EXNOR circuit 172 is supplied to a clock input terminal of the flip-flop 174 , while the second dot clock signal DCKX is given to a D-input terminal of the flip-flop 174 .
  • the third dot clock signal DCKXX output from the flip-flop 174 thus represents the level of the second dot clock signal DCKX at a rising edge of the output signal DKFF of the EXNOR circuit 172 as shown in FIG. 9 (e).
  • the third dot clock signal DCKXX has the frequency identical with that of the second dot clock signal DCKX.
  • the output signal DKFF of the EXNOR circuit 172 rises after a predetermined delay time from an edge of the first dot clock signal DCK 2 , and the timing of the level change of the third dot clock signal DCKXX is delayed by the predetermined delay time from the edge of the first dot clock signal DCK 2 accordingly.
  • the latch error elimination circuit 150 generates the third dot clock signal DCKXX, in order to prevent the value of a horizontal address latched by the first latch 154 from being unstable as discussed later in detail.
  • the first counter 152 of the horizontal address generator 146 ( FIG. 6 ) counts up the number of pulses of the third dot clock signal DCKXX generated by the latch error elimination circuit 150 and supplies a count DC (FIG. 9 (f)) to the first latch 154 . Since the third dot clock signal DCKXX and the second dot clock signal DCKX have identical frequencies as mentioned above, the count DC of the first counter 152 practically indicates the number of pulses of the second dot clock signal DCKX.
  • the first latch 154 latches the count DC synchronously with the first dot clock signal DCK 2 , and gives the latched count as a horizontal address HADD (FIG.
  • the horizontal address HADD accordingly represents the number of pulses of the second dot clock signal DCKX and is updated at every rising edge of the first dot clock signal DCK 2 .
  • the value of the horizontal address HADD can be updated in a predetermined manner by adjusting a frequency fDCK 2 of the first dot clock signal DCK 2 and a frequency fDCKX of the second dot clock signal DCKX.
  • the value of the horizontal address HADD is varied as 0,0,1, . . .
  • FIGS. 8A and 8B discussed above show a process of expanding a video image according to the horizontal address HADD in FIG. 9 (g).
  • the horizontal address HADD is updated as 0,0,1 . . . as shown in FIG. 9 (g).
  • the horizontal address HADD depends upon the relation between the frequencies of the two dot clock signals DCK 2 and DCKX.
  • a video image can thus be expanded or contracted in the horizontal direction by adjusting the frequencies of these dot clock signals DCK 2 and DCKX.
  • a magnification MH 2 of a video image in the horizontal direction is given as the ratio of the frequency fDCK 2 of the first dot clock signal DCK 2 to the frequency fDCKX of the second dot clock signal DCKX as shown in the bottom of FIG. 8.
  • a video image can accordingly be expanded or contracted by an arbitrary magnification in the horizontal direction by adjusting the preset value N in the PLL circuit 142 .
  • the reason why the latch error elimination circuit 150 is used to generate the signal DCKXX is as follows. As shown in FIG. 9 (f), the count DC on the first counter 152 is varied synchronously with each rising edge of the third dot clock signal DCKXX (FIG. 9 (e)) after the horizontal synchronizing signal HSYNC 2 (FIG. 9 (a)) is returned to the high level. As discussed previously, an edge of the third dot clock signal DCKXX is delayed by a predetermined time period from an edge of the first dot clock signal DCK 2 . The latch timing in the first latch 154 thus does not overlap the timing of variation in count DC, so that the value of the horizontal address HADD is made stable.
  • magnification MH 2 in the horizontal direction and the magnification MV 2 in the vertical direction can be set independently as shown in the bottom of FIG. 8 , by adjusting the preset value N of the PLL circuit 142 and the preset value M of the frequency divider 144 shown in FIG. 6.
  • a video image can be reproduced on the whole screen of the LCD panel 40 by setting the magnification MH 2 in the horizontal direction equal to the ratio of [the horizontal resolution of the LCD panel 40 ] to [the horizontal resolution of the input video signal VPC] and by setting the magnification MV 2 in the vertical direction equal to the ratio of [the vertical resolution of the LCD panel 40 ] to [the vertical resolution of the input video signal VPC].
  • FIG. 11 is a block diagram illustrating the structure of a down-converter as a second embodiment according to the present invention.
  • the down-converter has a video signal selection unit 200 in addition to the input unit of the liquid-crystal projector shown in FIG. 1 .
  • the down-converter further includes a video encoder 202 in place of the LCD driver 38 , and a variety of output devices (such as a television receiver 204 , a video player 206 , and a CD-RAM 208 ) in place of the LCD panel 40 and the light source 42 .
  • the video signal selection unit 200 receives two television signals STV 1 and STV 2 as well as video signals (VPC, SYNC) generated by a personal computer, and selects one of the received signals.
  • the television signals STV 1 and STV 2 are composite video signals including synchronizing signals.
  • a decoder (not shown) in the video signal selection unit 200 generates component video signals VIN and a synchronizing signal SYNC from the selected composite video signal.
  • the video encoder 202 generates a composite video signals from a digital video signal DOUT and the reading-out synchronizing signals (DCK 2 , HSYNC 2 , and VSYNC 2 ) output from the video scaler 36 .
  • the composite video signal thus generated is supplied to the television receiver 204 and the video player 206 .
  • the video encoder 202 does not generate a composite video signal but directly supplies the digital video signal DOUT and the reading-out synchronizing signals to the CD-RAM 208 .
  • the video scaler 36 can change the resolution of a video image to a desired resolution as discussed previously.
  • the video scaler 36 can output video images with the desired resolution corresponding to the various output devices.
  • the apparatus of FIG. 11 is called down-converter because it can convert a variety of input video signals down to a variety of output video signals.
  • image expansion and contraction are carried out when video images are read out from the frame memory 34 .
  • the image expansion and contraction may, however, be executed when video images are written into the frame memory 34 .
  • FIGS. 12 A and 12 B 1 - 12 B 3 show a process of expanding and contracting a video image by multiplying read address by a predetermined coefficient K.
  • FIG. 12A shows a video image stored in the frame memory 34
  • FIGS. 12 B 1 through 12 B 3 show expanded or contracted video images.
  • Di,j represents video data written at an address (i,j) in the frame memory 34 .
  • the original horizontal address XADD is increased one by one, such as 0,1,2, . . .
  • the converted horizontal address XADD is varied as 0,2,4, . . . according to Equation (2a) given above.
  • the vertical address YADD is converted in the same manner.
  • Video data are read out from the frame memory 34 according to the converted read addresses XADD and YADD, so that a contracted video image is displayed as shown in FIG. 12 B 1 .
  • the horizontal magnification and the vertical magnification in this contracting process are respectively equal to 1/Kx and 1/Ky.
  • the converted horizontal address XADD is varied as 0,0,1,2, . . .
  • the vertical address YADD is converted in the same manner.
  • Video data are read out from the frame memory 34 according to the converted read addresses XADD and YADD, so that an expanded video image is displayed as shown in FIG. 12 B 3 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Details Of Television Scanning (AREA)

Abstract

An input video image having an arbitrary resolution is converted to another video image having a predetermined resolution of a display device to display the video image with the converted resolution. The frequencies of the synchronizing signals of the input video signal are measured, and then a resolution of an input video signal is determined from the measured frequencies of the synchronizing signals. The video image represented by the input video signal is expanded or contracted, so as to make the resolution of the input video signal coincident with a resolution of the display device. A resulting video image with the converted resolution is displayed on the display device.

Description

This is one of three reissue applications of U.S. Pat. No. 5,874,937. The first reissue is application Ser. No. 10/224,477 filed Aug. 21, 2002. The second reissue is application Ser. No. 11/905,507, filed Oct. 1, 2007. The third is this application, filed Aug. 1, 2008. This application also is a continuation of Reissue application Ser. No. 11/905,507, which is a continuation of Reissue application Ser. No. 10/224,477.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a method of and an apparatus for scaling up and down an input video image and displaying the resultant video image on a display device.
2. Description of the Related Art
In some cases, it is required to display video images generated by a computer on another display device, such as a liquid-crystal projector. In such a case, the computer should generate video signals according to the resolution of the display device. In the description of this specification, the term “resolution” implies both a number of dots (that is, a number of pixels) in a horizontal direction of a video image and a number of lines (that is, a number of scanning lines) in a vertical direction. The number of dots in the horizontal direction is referred to as the horizontal resolution, whereas the number of lines in the vertical direction is referred to as the vertical resolution.
The resolution and the number of tones of a video image generated by a computer are restricted by the capacity of a video RAM (VRAM) in the computer. The number of tones is reduced for a display with a greater resolution (that is, a larger screen size), and increased for a display with a smaller resolution. When the display device has a significantly large screen size, it may be impossible to make the resolution of a video signal generated by the computer coincident with the resolution of the display device. The similar problem arises when a video image generated by a device other than the computer (for example, a television image) is displayed on a display device other than a television receiver.
SUMMARY OF THE INVENTION
Accordingly, an object of the present invention is to convert any resolution of an input video image to a resolution of a display device and display the video image with the converted resolution.
The present invention is directed to a video image scaling apparatus for scaling up or down an input video image and displaying the scaled video image on a display device. The apparatus comprises: resolution determination means for analyzing an input video signal to determine a resolution of the input video signal; and scaling means for expanding or contracting a video image expressed by the input video signal so that the resolution of the video signal is made equal to a resolution of the display device.
Since the resolution of a display device is known, a ratio of the resolution of the input video signal to the resolution of the display device can be obtained if the resolution of the input video signal is determined. Expansion or contraction of a video image by the ratio will make the resolution of a video signal equal to the resolution of the display device.
In a preferred embodiment of the present invention, the resolution determination means comprises: resolution storage means for storing relations between the resolution of the input video signal and frequencies of synchronizing signals of the input video signal; frequency determination means for determining frequencies of the synchronizing signals of the input video signal; and means for reading out a resolution corresponding to the frequencies of the synchronizing signals from the resolution storage means.
When the relations between the resolutions of a video signal and frequencies of synchronizing signals are stored in the resolution storage means, the resolution can be readily determined according to the frequencies of the synchronizing signals.
In accordance with an aspect of the present invention, the apparatus further comprises: means for displaying a sign indicating that a resolution is unknown when the frequencies of the synchronizing signals of the input video image are not stored in the resolution storage means; and resolution setting means for setting a value of the unknown resolution of the input video signal and registering a relation between the resolution and the frequencies of the synchronizing signals of the input video signal in the resolution storage means.
This aspect allows to convert the resolution of an input image signal even if the input video signal has synchronizing signals of unknown frequencies.
The scaling means comprises: a first buffer memory for temporarily storing the input video signal; a frame memory in which a video signal read out of the first buffer memory is written; a second buffer memory for temporarily storing a video signal read out of the frame memory; and memory control means for giving a write address to the frame memory while successively reading out video signals from the first buffer memory to write the video signal read out of the first buffer memory into the frame memory, and for giving a read address to the frame memory to read out the video signal from the frame memory and transfer the video signal to the second buffer memory, and wherein the memory control means comprises: means for expanding or contracting a video image read out of the frame memory by adjusting the read address given to the frame memory.
The present invention is also directed to a method of scaling up or down an input video image and displaying the scaled video image on a display device. The method comprises the steps of: (a) analyzing an input video signal to determine a resolution of the input video signal; and (b) expanding or contracting a video image expressed by the input video signal so that the resolution of the video signal is made equal to a resolution of the display device.
These and other objects, features, aspects, and advantages of the present invention will become more apparent from the following detailed description of the preferred embodiments with the accompanying drawings.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a block diagram illustrating the structure of a liquid-crystal projector as a first embodiment according to the present invention;
FIG. 2 schematically illustrates functions of a video scaler 36;
FIG. 3 is a block diagram illustrating the internal structure of the video scaler 36;
FIG. 4 shows the contents of a resolution determination table;
FIG. 5 shows a wave form of a composite video signal;
FIG. 6 is a block diagram illustrating the internal structure of a scaling unit 70;
FIG. 7 is a timing chart showing a process of generating vertical addresses;
FIGS. 8A and 8B show a concrete procedure of expanding a video image;
FIG. 9 is a timing chart showing a process of generating horizontal addresses;
FIG. 10 is a block diagram illustrating the internal structure of a latch error elimination circuit 150;
FIG. 11 is a block diagram illustrating the structure of a down converter as a second embodiment according to the present invention; and
FIGS. 12A, 12B1, 12B2, and 12B3 show a process of expanding and contracting a video image by multiplying read addresses by a predetermined coefficient K.
 DESCRIPTION OF THE PREFERRED EMBODIMENT
FIG. 1 is a block diagram illustrating the structure of a liquid-crystal projector as a first embodiment according to the present invention. The liquid-crystal projector projects video images generated by a personal computer 100 on a large-size screen (not shown). The liquid-crystal projector includes a CPU 20, a main memory 22, an input panel 24 functioning as input means, an A-D converter 32, a frame memory 34, a video scaler 36, LCD drivers 38, LCD panels (liquid-crystal panels) 40, and a light source 42. The frame memory 34 includes three memory planes for storing R, G, and B signals, respectively. The LCD drivers 38 and the LCD panels are also provided for the R, G, and B signals.
The CPU 20 functions as a frequency determination unit 26 for determining a frequency of a synchronizing signal SYNC given by the personal computer 100 and as a resolution determination unit 28 for determining a resolution corresponding to the frequency of the synchronizing signal SYNC. The CPU 20 executes computer program codes stored in the main memory 22 to implement these functions.
The A-D converter 32 converts an analog video signal VPC generated by the personal computer 100 to a digital video signal DPC and transmits the digital video signal DPC to the video scaler 36. The video scaler 36 receives the digital video signal DPC as well as the synchronizing signal SYNC output from the personal computer 100. In the description of this specification, the term “video signals” may represent video signals in a narrow sense that do not include synchronizing signals, and also those in a broad sense that include synchronizing signals.
The video scaler 36 writes the input digital video signal DPC into the frame memory 34 while reading out a video signal from the frame memory 34 and supplying the video signal to the LCD driver 38. In the course of writing or reading procedure, the video scaler 36 expands or contracts a video image, so as to make the resolution of the video signal coincident with a standard resolution of the LCD panel 40. The LCD driver 38 reproduces a video images that is transmitted from the video scaler 36 on the LCD panel 40. The video images reproduced on the LCD panels 40 are finally projected as a color image on the screen by means of an optical system including the light source 42.
FIG. 2 schematically illustrates the functions of the video scaler 36. As shown in the left half of FIG. 2, video images generated by the personal computer 100 may have a variety of resolutions (for example, 640 dots by 400 lines, 640 dots by 480 lines, 800 dots by 600 lines, 1,024 dots by 768 lines, and 1,600 dots by 1,200 lines). The standard resolution of the LCD panel 40 is, on the other hand, fixed to a predetermined value. In the example of FIG. 2, the standard resolution is 800 dots by 600 lines. The video scaler 36 accordingly expands or contracts the input video signal VPC in order to generate a video signal having the standard resolution of the LCD panel 40. When the video signal VPC generated by the personal computer 100 is input into the liquid-crystal projector of this embodiment, a video image expressed by the video signal VPC will be reproduced on the whole screen of the LCD panels 40. This means that the resolution in the liquid-crystal projector is independent of the resolution of the input video signal VPC. Accordingly, a video image originally generated by the personal computer 100 can be reproduced on the LCD panel 40 to cover its whole display area regardless of the resolution and the number of tones of the image which are determined by the personal computer 100.
FIG. 3 is a block diagram illustrating the internal structure of the video scaler 36. The video scaler 36 includes a first color conversion unit 50, a write synchronizing signal generator 52, an input FIFO buffer 54, a DRAM controller 56, an address controller 58, a CPU access controller 60, two output FIFO buffers 61 and 62, a filter unit 64, a second color conversion unit 66, and a read synchronizing signal generator 68. As shown in FIG. 3, the frame memory 34 is constructed as a dynamic RAM in this embodiment. The DRAM controller 56 is a circuit for controlling a process of writing video signals into the frame memory 34 and a process of reading out video signals from the frame memory 34.
The digital video signal DPC output from the A-D converter 32 shown in FIG. 1 is given to the first color conversion unit 50, which carries out a color conversion to RGB signals, if necessary. By way of example, when the input digital video signal DPC is an YCrCb signal, the first color conversion unit 50 converts the YCrCb signal to an RGB signal.
The synchronizing signal SYNC generated by the personal computer 100 includes a horizontal synchronizing signal HSYNC1 and a vertical synchronizing signal VSYNC1. The write synchronizing signal generator 52 has an internal PLL circuit (not shown), which multiplies the frequency of either the horizontal synchronizing signal HSYNC1 or the vertical synchronizing signal VSYNC1 by N0 to generate a dot clock signal DCK1. The dot clock signal DCK1 indicates an update timing of a dot position in the horizontal direction. The dot clock signal DCK1 as well as the horizontal synchronizing signal HSYNC1 and the vertical synchronizing signal VSYNC1 are supplied to the address controller 58.
The video signal converted by the first color conversion unit 50 is temporarily stored in the FIFO buffer 54 and written into the frame memory 34 by the DRAM controller 56. The FIFO buffer 54 works to adjust the timing of the writing operation. The writing operation into the frame memory 34 is carried out synchronously with the write synchronizing signals (DCK1, HSYNC1, and VSYNC1) output from the write synchronizing signal generator 52. Each dot position (or horizontal address) is updated synchronously with the dot clock signal DCK1, while each scanning line position (vertical address) is updated synchronously with the horizontal synchronizing signal HSYNC1. Each frame or each field is updated synchronously with the vertical synchronizing signal VSYNC1. The DRAM controller 56 also reads out video signals stored in the frame memory 34 and writes the input video signals alternately into the two FIFO buffers 61 and 62. The reading-out operation from the frame memory 34 is carried out synchronously with read synchronizing signals (DCK2, HSYNC2, and VSYNC2) generated by the read synchronizing signal generator 68. The read synchronizing signals (DCK2, HSYNC2, and VSYNC2) are also supplied to the LCD driver 38 to be used as display synchronizing signals for the LCD panel 40. The address controller 58 is a circuit for generating a write address and a read address and supplying the write and read addresses to the DRAM controller 56. The address controller 58 further includes a scaling unit 70 for expanding or contracting (or scaling up or down) a video image.
One line of video signals read out from the frame memory 34 are written alternately into the two output FIFO buffers 61 and 62. In the mean time, video signals are read out from the buffer which is not under the writing operation, to be supplied to the filter unit 64. The filter unit 64 is a circuit for carrying out a variety of filtering processes, such as γ correction (conversion of input/output tones) and left-to-right and top-to-bottom inversions of video images. The filtered video signal undergoes the color conversion in the second color conversion unit 66, if necessary, to be converted to an output video signal DOUT. The output video signal DOUT is then supplied to the LCD driver 38 (see FIG. 1).
The CPU 20 shown in FIG. 1 has access to the respective elements in the video scaler 36 via the CPU access controller 60 shown in FIG. 3. In measuring the frequency of the synchronizing signal SYNC corresponding to the input video signal VPC, the CPU 20 receives the signals output from the write synchronizing signal generator 52 via the CPU access controller 60. The CPU 20 first functions as the frequency determination unit 26 (see FIG. 1) to measure the frequencies of the horizontal synchronizing signal HSYNC1 and the vertical synchronizing signal VSYNC1, which are supplied to the write synchronizing signal generator 52. The CPU 20 then functions as the resolution determination unit 28 to determine the resolution of the input video image VPC based on the measured frequencies.
FIG. 4 shows a resolution determination table indicating relations between the resolutions and the frequencies of the synchronizing signals. The relations between the various resolutions (the number of dots by the number of lines) and the frequencies of the horizontal synchronizing signal and the vertical synchronizing signal are registered in the resolution determination table, which is stored in the main memory 22. The frequency of an operation clock of the CPU 20 is at least tens of MHz while the frequency of the horizontal synchronizing signal is tens of kHz, and the frequency of the vertical synchronizing signal several is tens of Hz. The CPU 20 can thus execute the computer program codes to implement the function of the frequency determination unit 26 to measure these frequencies with a sufficiently high accuracy. In accordance with a concrete procedure, the CPU 20 carries out the counting-up operation at a regular interval and obtains a count between edges (such as falling edges) of the horizontal synchronizing signal HSYNC1. The CPU 20 then calculates the frequency of the horizontal synchronizing signal HSYNC1 from the count. The frequency of the vertical synchronizing signal VSYNC1 can be determined in a similar manner. After determining the frequencies of the synchronizing signals HSYNC1 and VSYNC1, the resolution determination unit 28 determines the corresponding resolution by referring to the resolution determination table (FIG. 4).
As shown in FIG. 4, plural combinations of the frequencies of synchronizing signals may correspond to an identical resolution. It is accordingly desirable to register relations between the resolutions and the frequencies used in a number of commercially available apparatuses as many as possible into the resolution determination table. There is, however, still a possibility of receiving a video signal having a frequency not registered in the resolution determination table. In such a case, the CPU 20 shown in FIG. 1 may make a display on the LCD panel 40 (or on a display unit of the input panel 24), showing that the frequency of the input video signal VPC has not yet been registered. The user then sets the resolution (the number of dots by the number of lines) of the input video signal VPC with the input panel 24, thereby registering the relation between the frequency and the resolution into the resolution determination table. In order to realize this process, it is desirable to store the resolution determination table in a write-enable memory, such as a RAM or a flash memory.
The resolution of the input video signal VPC may be determined on the basis of not only the frequencies of the horizontal synchronizing signal and the vertical synchronizing signal but on period widths HH and HV of the horizontal and vertical synchronizing signals and on the kind of interlacing. FIG. 5 shows the period widths HH and HV of the horizontal synchronizing signal and the vertical synchronizing signal. For convenience of illustration, FIG. 5 shows a wave form of a composite video signal. Determination of the resolution of the input video signal based on the frequencies of the synchronizing signals as well as their period widths HH and HV and the state of interlacing can effectively reduce the possible errors that may be made in the determination.
The horizontal resolution and the vertical resolution determined by the resolution determination unit 28 are given to the address controller 58 via the CPU access controller 60 (see FIG. 3). The scaling unit 70 in the address controller 58 carries out expansion or contraction of a video image as described before along with FIG. 2, in order to convert the horizontal and vertical resolutions to the standard resolutions of the LCD panel 40.
FIG. 6 is a block diagram illustrating the internal structure of the scaling unit 70. The scaling unit 70 includes a PLL circuit 142, a frequency divider 144, a horizontal address generator 146, a vertical address generator 148, a 3-state buffer 160, and an inverter 162. A data latch 164 shown in FIG. 6 is a circuit included in the DRAM controller 56. The horizontal address generator 146 includes a latch error elimination circuit 150, a first counter 152, and a first latch 154. The vertical address generator 148 includes a second counter 156 and a second latch 158.
The PLL circuit 142 receives the horizontal synchronizing signal HSYNC2, which is generated for the reading-out operation, and generates a second dot clock signal DCKX having the frequency of N times the frequency of HSYNC2. The frequency divider 144 receives the dot clock signal DCK2, which is also generated for the reading operation, and divides the frequency of DCK2 by M to generate a line increment signal LINCX. The preset values N and M in the PLL circuit and the frequency divider 144 are used to convert the resolution of the input video signal VPC to the resolution of the LCD panel 40, and are respectively determined by the CPU 20. A concrete process of determining the preset values N and M will be described later.
FIG. 7 is a timing chart showing operation of the vertical address generator 148. After being reset by the vertical synchronizing signal VSYNC2 for the reading operation (FIG. 7(a)), the second counter 156 counts the number of pulses in the line increment signal LINCX. A count HC on the second counter 156 (FIG. 7(d)) is latched at a rising edge of the horizontal synchronizing signal HSYNC2 and given as a vertical address VADD to the 3-state buffer 160. In the example of FIG. 7(e), the vertical address VADD is updated as 0, 1, 1, 2, . . .
FIGS. 8A and 8B show a concrete process of expanding a video image. FIG. 8A shows video data stored in the frame memory 34, and FIG. 8B shows expanded video data. Numerals written in the tables represent the values of video data. In the timing chart of FIG. 7(e), video data are read out from the frame memory 34 such that: a video image on a scanning line of VADD=0 is read out once, a video image on a scanning line of VADD=1 twice, a video image on a scanning line of VADD=2 twice, and the like. The video image thus read out is accordingly expanded in the vertical direction as shown in FIG. 8B. A vertical magnification MV2 is given as a ratio of a frequency fHSYNC2 of the horizontal synchronizing signal HSYNC2 to a frequency fLINCX of the line increment signal LINCX. The video image can be expanded by an arbitrary magnification in the vertical direction by adjusting the preset value M in the frequency divider 144 (FIG. 6). The video image will be contracted in the vertical direction when the value of the magnification MV2 is less than 1.
FIG. 9 is a timing chart showing an operation of the horizontal address generator 146. The latch error elimination circuit 150 (FIG. 6) generates a third dot clock signal DCKXX (FIG. 9(e)) from the first and the second dot clock signals DCK2 and DCKX (FIGS. 9(b) and 9(d)).
FIG. 10 is a block diagram illustrating the internal structure of the latch error elimination circuit 150. The latch error elimination circuit 150 includes a delay circuit 170, an exclusive NOR (EXNOR) circuit 172, and a D-type flip-flop 174. An output signal DKFF of the EXNOR circuit 172 is an inversion of an exclusive OR of the first dot clock signal DCK2 and a signal obtained by delaying the dot clock signal DCK2 by a predetermined time period. The signal DKFF thus represents timings of rises and falls of the first dot clock signal DCK2 as shown in FIG. 9(c).
The output signal DKFF of the EXNOR circuit 172 is supplied to a clock input terminal of the flip-flop 174, while the second dot clock signal DCKX is given to a D-input terminal of the flip-flop 174. The third dot clock signal DCKXX output from the flip-flop 174 thus represents the level of the second dot clock signal DCKX at a rising edge of the output signal DKFF of the EXNOR circuit 172 as shown in FIG. 9(e). The third dot clock signal DCKXX has the frequency identical with that of the second dot clock signal DCKX. The output signal DKFF of the EXNOR circuit 172 rises after a predetermined delay time from an edge of the first dot clock signal DCK2, and the timing of the level change of the third dot clock signal DCKXX is delayed by the predetermined delay time from the edge of the first dot clock signal DCK2 accordingly. The latch error elimination circuit 150 generates the third dot clock signal DCKXX, in order to prevent the value of a horizontal address latched by the first latch 154 from being unstable as discussed later in detail.
After being reset by the pulse of the horizontal synchronizing signal HSYNC2, the first counter 152 of the horizontal address generator 146 (FIG. 6) counts up the number of pulses of the third dot clock signal DCKXX generated by the latch error elimination circuit 150 and supplies a count DC (FIG. 9(f)) to the first latch 154. Since the third dot clock signal DCKXX and the second dot clock signal DCKX have identical frequencies as mentioned above, the count DC of the first counter 152 practically indicates the number of pulses of the second dot clock signal DCKX. The first latch 154 latches the count DC synchronously with the first dot clock signal DCK2, and gives the latched count as a horizontal address HADD (FIG. 9(g)) to the 3-state buffer 160. The horizontal address HADD accordingly represents the number of pulses of the second dot clock signal DCKX and is updated at every rising edge of the first dot clock signal DCK2. The value of the horizontal address HADD can be updated in a predetermined manner by adjusting a frequency fDCK2 of the first dot clock signal DCK2 and a frequency fDCKX of the second dot clock signal DCKX. In the example of FIG. 9(g), the value of the horizontal address HADD is varied as 0,0,1, . . .
The tables of FIGS. 8A and 8B discussed above show a process of expanding a video image according to the horizontal address HADD in FIG. 9(g). The timing chart shown in FIG. 9 corresponds to timings of generating addresses in the horizontal direction on an upper-most scanning line having the vertical address of VADD=0. The horizontal address HADD is updated as 0,0,1 . . . as shown in FIG. 9(g). Video data of the respective pixels existing on this scanning line are successively read out from the frame memory 34 o that the video data of the pixel having the horizontal address HADD=0 is read out twice, the video data of the pixel having the horizontal address HADD=1 is read out once, and the like.
As discussed above, the horizontal address HADD depends upon the relation between the frequencies of the two dot clock signals DCK2 and DCKX. A video image can thus be expanded or contracted in the horizontal direction by adjusting the frequencies of these dot clock signals DCK2 and DCKX. A magnification MH2 of a video image in the horizontal direction is given as the ratio of the frequency fDCK2 of the first dot clock signal DCK2 to the frequency fDCKX of the second dot clock signal DCKX as shown in the bottom of FIG. 8. A video image can accordingly be expanded or contracted by an arbitrary magnification in the horizontal direction by adjusting the preset value N in the PLL circuit 142.
The reason why the latch error elimination circuit 150 is used to generate the signal DCKXX is as follows. As shown in FIG. 9(f), the count DC on the first counter 152 is varied synchronously with each rising edge of the third dot clock signal DCKXX (FIG. 9(e)) after the horizontal synchronizing signal HSYNC2 (FIG. 9(a)) is returned to the high level. As discussed previously, an edge of the third dot clock signal DCKXX is delayed by a predetermined time period from an edge of the first dot clock signal DCK2. The latch timing in the first latch 154 thus does not overlap the timing of variation in count DC, so that the value of the horizontal address HADD is made stable.
As discussed above, the magnification MH2 in the horizontal direction and the magnification MV2 in the vertical direction can be set independently as shown in the bottom of FIG. 8, by adjusting the preset value N of the PLL circuit 142 and the preset value M of the frequency divider 144 shown in FIG. 6. A video image can be reproduced on the whole screen of the LCD panel 40 by setting the magnification MH2 in the horizontal direction equal to the ratio of [the horizontal resolution of the LCD panel 40] to [the horizontal resolution of the input video signal VPC] and by setting the magnification MV2 in the vertical direction equal to the ratio of [the vertical resolution of the LCD panel 40] to [the vertical resolution of the input video signal VPC].
FIG. 11 is a block diagram illustrating the structure of a down-converter as a second embodiment according to the present invention. The down-converter has a video signal selection unit 200 in addition to the input unit of the liquid-crystal projector shown in FIG. 1. The down-converter further includes a video encoder 202 in place of the LCD driver 38, and a variety of output devices (such as a television receiver 204, a video player 206, and a CD-RAM 208) in place of the LCD panel 40 and the light source 42.
The video signal selection unit 200 receives two television signals STV1 and STV2 as well as video signals (VPC, SYNC) generated by a personal computer, and selects one of the received signals. The television signals STV1 and STV2 are composite video signals including synchronizing signals. When the video signal selection unit 200 selects a composite video signal, a decoder (not shown) in the video signal selection unit 200 generates component video signals VIN and a synchronizing signal SYNC from the selected composite video signal.
The video encoder 202 generates a composite video signals from a digital video signal DOUT and the reading-out synchronizing signals (DCK2, HSYNC2, and VSYNC2) output from the video scaler 36. The composite video signal thus generated is supplied to the television receiver 204 and the video player 206. In order to write a video image into the CD-RAM 208 (write-enable compact disk unit), the video encoder 202 does not generate a composite video signal but directly supplies the digital video signal DOUT and the reading-out synchronizing signals to the CD-RAM 208. The video scaler 36 can change the resolution of a video image to a desired resolution as discussed previously. When the user specifies a desired resolution, the video scaler 36 can output video images with the desired resolution corresponding to the various output devices. The apparatus of FIG. 11 is called down-converter because it can convert a variety of input video signals down to a variety of output video signals.
The present invention is not restricted to the above embodiments or applications. There may be many modifications, changes, and alterations without departing from the scope and spirit of the main characteristics of the inventions follows.
(1) The functions of the frequency determination unit 26 and the resolution determination unit 28 (see FIG. 1) realized by the computer program codes in the above embodiments may be realized by hardware circuits.
(2) In the above embodiments, image expansion and contraction are carried out when video images are read out from the frame memory 34. The image expansion and contraction may, however, be executed when video images are written into the frame memory 34.
(3) Any technique other than the frequency control discussed above may be applied to the image expansion and contraction. For example, they can be attained by multiplying the read address or the write address by a predetermined coefficient to change the addresses so that the image is expanded or contracted according to the changed addresses. FIGS. 12A and 12B1-12B3 show a process of expanding and contracting a video image by multiplying read address by a predetermined coefficient K. FIG. 12A shows a video image stored in the frame memory 34, whereas FIGS. 12B1 through 12B3 show expanded or contracted video images. In the drawing, Di,j represents video data written at an address (i,j) in the frame memory 34.
In the example of FIGS. 12A and 12B1-12B3, it is assumed that a memory resolution is defined by Mx (dots) by My (lines) and a display resolution Nx (dots) by Ny (lines). The coefficients K(Kx,Ky) by which the addresses are multiplied are given as follows:
Kx=Mx/Nx  (1a)
Ky=My/Ny  (1b)
A read address (XADD,YADD) used for reading out video data from the frame memory 34 is converted to a new read address (XADD,YADD) by the following equations:
XADD=INT(Kx×XADD)  (2a)
YADD=INT(Ky×YADD)  (2b)
wherein the operator INT( ) represents an operation of taking an integral portion of the value in parentheses.
FIG. 12B1 shows an example of the displayed image when the coefficients Kx and Ky are greater than 1.0 (for example, Kx=Ky=2.0). When the original horizontal address XADD is increased one by one, such as 0,1,2, . . . , the converted horizontal address XADD is varied as 0,2,4, . . . according to Equation (2a) given above. The vertical address YADD is converted in the same manner. Video data are read out from the frame memory 34 according to the converted read addresses XADD and YADD, so that a contracted video image is displayed as shown in FIG. 12B1. The horizontal magnification and the vertical magnification in this contracting process are respectively equal to 1/Kx and 1/Ky.
When the coefficients Kx and Ky are equal to 1.0, a video image in the frame memory 34 is displayed without any expansion or contraction as shown in FIG. 12B2.
FIG. 12B3 shows an example of the displayed image when the coefficients Kx and Ky are smaller than 1.0 (for example, Kx=Ky=0.7). When the original horizontal address XADD is increased one by one as 0,1,2,3, . . . , the converted horizontal address XADD is varied as 0,0,1,2, . . . The vertical address YADD is converted in the same manner. Video data are read out from the frame memory 34 according to the converted read addresses XADD and YADD, so that an expanded video image is displayed as shown in FIG. 12B3.
It is possible to set arbitrary values to Kx and Ky independently.
(4) When a high-speed read/write memory, such as a synchronous DRAM, is used for the frame memory 34, high-speed reading and writing of video signals can be carried out.
Although the present invention has been described and illustrated in detail, it is clearly understood that the same is by way of illustration and example only and is not to be taken by way of limitation, the spirit and scope of the present invention being limited only by the terms of the appended claims.

Claims (27)

What is claimed is:
1. A video image scaling apparatus for receiving a video image output as a video signal in a first format for a first display device and outputting the video image in a second format for a second display device, said apparatus comprising:
frequency determination means for analyzing the video signal to determine a frequency of synchronizing signals when the video signal is output in the first format;
image size determination means for determining an image size of the video signal by analyzing the frequency of the synchronizing signals of the video signal output in the first format; and
scaling means for scaling the video image expressed by the video signal in the first format by utilizing the synchronizing signals and the determined image size so that the video signal is output in the second format of said second display device.
2. A video image scaling apparatus in accordance with claim 1, wherein said image size determination means comprises:
image size storage means for storing relationships which identify the image size of the video signal in the first format based on the frequency of the synchronizing signals of the video signal; and
means for determining the image size of the video signal in the first format by referencing said image size storage means according to the frequency of the synchronizing signals of the video signal.
3. A video image scaling apparatus in accordance with claim 2, said apparatus further comprising:
means for displaying a sign indicating that an image size is unknown when the frequencies of the synchronizing signals of the video image are not stored in said image size storage means; and
image size setting means for setting a value of the unknown image size of the video signal and registering a relation between the image size and the frequencies of the synchronizing signals of the video signal in said image size storage means.
4. A video image scaling apparatus in accordance with claim 1, wherein said scaling means comprises:
a first buffer memory for temporarily storing the input video signal;
a frame memory in which a video signal read out of said first buffer memory is written;
a second buffer memory for temporarily storing a video signal read out of said frame memory; and
memory control means for giving a write address to said frame memory while successively reading out video signals from said first buffer memory to write the video signal read out of said first buffer memory into said frame memory, and for giving a read address to said frame memory to read out the video signal from said frame memory and transfer the video signal to said second buffer memory, and wherein
said memory control means comprises:
means for expanding or contracting a video image read out of said frame memory by adjusting the read address given to said frame memory.
5. A method for receiving a video image output as a video signal in a first format for a first display device and outputting the video image in a second format for a second display device, said method comprising the steps of:
(a) analyzing the video signal to determine a frequency of synchronizing signals when the video signal is output in the first format;
(b) determining an image size of the video signal by analyzing the frequency of the synchronizing signals of the video signal output in the first format; and
(c) scaling the video image expressed by the video signal in the first format by utilizing the synchronizing signals and the determined image size so that the video signal is output in the second format of said second display device.
6. A method in accordance with claim 5, wherein said step (b) comprises the steps of:
storing, in a memory, relationships which identify the image size of the video signal in the first format based on the frequency of the synchronizing signals of the video signal; and
determining the image size of the video signal in the first format by referencing said memory according to the frequency of the synchronizing signals of the video signal.
7. A method in accordance with claim 6, further comprising the steps of:
displaying a sign indicating that an image size is unknown when the frequencies of the synchronizing signals of the video image are not stored in said memory; and
setting a value of the unknown image size of the video signal and registering a relation between the image size and the frequencies of the synchronizing signals of the video signal in said memory.
8. A method in accordance with claim 5, wherein said step (b) comprises the steps of:
writing the input video signal into said frame memory; and
giving a read address to said frame memory to read out the video signal from said frame memory while adjusting the read address to expand or contract a video image read out of said frame memory.
9. A video image scaling apparatus for receiving a video image output as a video signal in a first format for a first display device and outputting the video image in a second format for a second display device, said apparatus comprising:
a video signal input for receiving a video signal, in the first format, including synchronizing signals;
a synchronizing signal frequency analyzer receiving the video signal from the video signal input and determining a frequency of the synchronizing signals when the video signal is output in the first format;
an image size determination unit for determining an image size of the video signal by analyzing the frequency of the synchronizing signals being applied to the video signal input; and
a scaling unit for scaling the video image expressed by the video signal in the first format by utilizing the synchronizing signals and the determined image size so that the video signal is output in the second format of said second display device.
10. A video image scaling apparatus in accordance with claim 9, wherein the image size determination unit comprises:
a memory unit for storing relationships which identify the image size of the video signal in the first format based on the frequency of the synchronizing signals of the video signal; and
a lookup unit for looking up frequencies in the memory unit to determine the image size of the video signal output in the first format.
11. A video image scaling apparatus in accordance with claim 10, further comprising:
an indicator for indicating that an image size is unknown when the frequency of the synchronizing signals are not stored in the memory unit; and
a memory unit updating unit for setting in the memory unit (1) a value of the unknown image size of the video signal and (2) a relation between the unknown image size and the frequency of the synchronizing signals.
12. A video image scaling apparatus in accordance with claim 9, wherein said scaling unit comprises:
a first buffer memory for temporarily storing the video signal;
a frame memory in which a video signal read out of said first buffer memory is written;
a second buffer memory for temporarily storing a video signal read out of said frame memory; and
a memory controller for applying a write address to said frame memory while successively reading out video signals from said first buffer memory to write the video signal read out of said first buffer memory into said frame memory, and for applying a read address to said frame memory to read out the video signal from said frame memory and transfer the video signal to said second buffer memory, and wherein
said memory controller includes a read address updating unit which expands or contracts a video image read out of said frame memory by adjusting a read address given to said frame memory.
13. A video image scaling apparatus for scaling a video image by receiving a video signal in a first format and outputting a video signal in a second format, the video signal in the second format having a predetermined number of pixels in a scanning line in a horizontal direction and a predetermined number of scanning lines in a vertical direction, the apparatus comprising:
a video signal input for receiving the video signal in the first format, including synchronizing signals;
a synchronizing signal frequency analyzer receiving the video signal in the first format from the video signal input and determining a frequency of the synchronizing signals;
an image size determination unit for determining a number of pixels in a horizontal direction of the video signal in the first format and a number of scanning lines in a vertical direction of the video signal in the first format by analyzing the frequency of the synchronizing signals; and
a scaling unit for calculating a horizontal magnification from the number of pixels in the horizontal direction of the video signal in the first format and the number of pixels in the horizontal direction of the video signal in the second format and a vertical magnification from the number of scanning lines in a vertical direction of the video signal in the first format and the number of scanning lines in the vertical direction of the video signal in the second format, and scaling the video image expressed by the video signal in the first format by utilizing at least one of the horizontal magnification and the vertical magnification so that the video signal is output in the second format.
14. The video image scaling apparatus according to claim 13, further comprising:
a memory to store the video image,
wherein the scaling unit performs scaling when the video image is written into the memory.
15. The video image scaling apparatus according to claim 13, further comprising:
a memory to store the video image,
wherein the scaling unit performs scaling when the video image is read out from the memory.
16. The video image scaling apparatus according to claim 13, wherein the scaling unit performs scaling in the horizontal and vertical directions.
17. The video image scaling apparatus according to claim 13, wherein the scaling unit performs scaling only in the horizontal direction.
18. The video image scaling apparatus according to claim 13, wherein the scaling unit performs scaling only in the vertical direction.
19. The video image scaling apparatus according to claim 13, wherein the scaling unit performs scaling when the number of pixels in the horizontal direction of the video signal in the first format is larger than the number of pixels in the horizontal direction of the video signal in the second format.
20. The video image scaling apparatus according to claim 13, wherein the scaling unit performs scaling when the number of pixels in the horizontal direction of the video signal in the first format is less than the number of pixels in the horizontal direction of the video signal in the second format.
21. The video image scaling apparatus according to claim 13, wherein the scaling unit performs scaling when the number of scanning lines in the vertical direction of the video signal in the first format is larger than the number of scanning lines in the vertical direction of the video signal in the second format.
22. The video image scaling apparatus according to claim 13, wherein the scaling unit performs scaling when the number of scanning lines in the vertical direction of the video signal in the first format is less than the number of scanning lines in the vertical direction of the video signal in the second format.
23. A projector comprising:
a light source;
a video image scaling apparatus for scaling a video image by receiving a video signal in a first format and outputting a video signal in a second format, the video signal in the second format having a predetermined number of pixels in a scanning line in a horizontal direction and a predetermined number of scanning lines in a vertical direction; and
a light modulation panel for modulating light from the light source in response to the video signal in the second format supplied from the video image scaling apparatus,
the video image scaling apparatus comprising:
a video signal input for receiving the video signal in the first format, including synchronizing signals;
a synchronizing signal frequency analyzer receiving the video signal in the first format from the video signal input and determining a frequency of the synchronizing signals;
an image size determination unit for determining a number of pixels in a horizontal direction of the video signal in the first format and a number of scanning lines in a vertical direction of the video signal in the first format by analyzing the frequency of the synchronizing signals; and
a scaling unit for calculating a horizontal magnification from the number of pixels in the horizontal direction of the video signal in the first format and the number of pixels in the horizontal direction of the video signal in the second format and a vertical magnification from the number of scanning lines in a vertical direction of the video signal in the first format and the number of scanning lines in the vertical direction of the video signal in the second format, and scaling the video image expressed by the video signal in the first format by utilizing at least one of the horizontal magnification and the vertical magnification so that the video signal is output in the second format.
24. The projector according to claim 23, further comprising:
a memory to store the video image;
wherein the scaling unit performs scaling when the video image is written into the memory.
25. The projector according to claim 23, further comprising:
a memory to store the video image;
wherein the scaling unit performs scaling when the video image is read out from the memory.
26. The projector according to claim 23, wherein the scaling unit performs scaling in the horizontal and vertical directions.
27. The projector according to claim 23, wherein the scaling unit performs scaling only in the horizontal direction.
US12/222,127 1995-10-20 2008-08-01 Method and apparatus for scaling up and down a video image Ceased USRE41522E1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US12/222,127 USRE41522E1 (en) 1995-10-20 2008-08-01 Method and apparatus for scaling up and down a video image
US12/801,725 USRE42656E1 (en) 1995-10-20 2010-06-22 Method and apparatus for scaling up and down a video image
US13/180,910 USRE43641E1 (en) 1995-10-20 2011-07-12 Method and apparatus for scaling up and down a video image

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
JP7297578A JPH09114443A (en) 1995-10-20 1995-10-20 Video scaling device
JP07-297578 1995-10-20
US08/729,300 US5874937A (en) 1995-10-20 1996-10-10 Method and apparatus for scaling up and down a video image
US22447702A 2002-08-21 2002-08-21
US90550707A 2007-10-01 2007-10-01
US12/222,127 USRE41522E1 (en) 1995-10-20 2008-08-01 Method and apparatus for scaling up and down a video image
US12/801,725 USRE42656E1 (en) 1995-10-20 2010-06-22 Method and apparatus for scaling up and down a video image

Related Parent Applications (2)

Application Number Title Priority Date Filing Date
US08/729,300 Reissue US5874937A (en) 1995-10-20 1996-10-10 Method and apparatus for scaling up and down a video image
US90550707A Continuation 1995-10-20 2007-10-01

Related Child Applications (2)

Application Number Title Priority Date Filing Date
US08/729,300 Continuation US5874937A (en) 1995-10-20 1996-10-10 Method and apparatus for scaling up and down a video image
US12/801,725 Continuation USRE42656E1 (en) 1995-10-20 2010-06-22 Method and apparatus for scaling up and down a video image

Publications (1)

Publication Number Publication Date
USRE41522E1 true USRE41522E1 (en) 2010-08-17

Family

ID=17848375

Family Applications (4)

Application Number Title Priority Date Filing Date
US08/729,300 Ceased US5874937A (en) 1995-10-20 1996-10-10 Method and apparatus for scaling up and down a video image
US12/222,127 Ceased USRE41522E1 (en) 1995-10-20 2008-08-01 Method and apparatus for scaling up and down a video image
US12/801,725 Expired - Lifetime USRE42656E1 (en) 1995-10-20 2010-06-22 Method and apparatus for scaling up and down a video image
US13/180,910 Expired - Lifetime USRE43641E1 (en) 1995-10-20 2011-07-12 Method and apparatus for scaling up and down a video image

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US08/729,300 Ceased US5874937A (en) 1995-10-20 1996-10-10 Method and apparatus for scaling up and down a video image

Family Applications After (2)

Application Number Title Priority Date Filing Date
US12/801,725 Expired - Lifetime USRE42656E1 (en) 1995-10-20 2010-06-22 Method and apparatus for scaling up and down a video image
US13/180,910 Expired - Lifetime USRE43641E1 (en) 1995-10-20 2011-07-12 Method and apparatus for scaling up and down a video image

Country Status (2)

Country Link
US (4) US5874937A (en)
JP (1) JPH09114443A (en)

Families Citing this family (96)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3713084B2 (en) * 1995-11-30 2005-11-02 株式会社日立製作所 Liquid crystal display controller
US6034689A (en) 1996-06-03 2000-03-07 Webtv Networks, Inc. Web browser allowing navigation between hypertext objects using remote control
US6222589B1 (en) * 1996-08-08 2001-04-24 Yves C. Faroudja Displaying video on high-resolution computer-type monitors substantially without motion discontinuities
KR100225072B1 (en) * 1996-12-18 1999-10-15 윤종용 Format converter
KR100242835B1 (en) * 1996-12-18 2000-02-01 윤종용 Scanning rate controller
JPH10187089A (en) * 1996-12-26 1998-07-14 Canon Inc Device and method for display control
JPH10198309A (en) * 1996-12-27 1998-07-31 Matsushita Electric Ind Co Ltd Horizontal amplitude adjusting circuit, vertical amplitude adjusting circuit, and liquid crystal display device provided with both the adjusting circuits
US5796392A (en) 1997-02-24 1998-08-18 Paradise Electronics, Inc. Method and apparatus for clock recovery in a digital display unit
JP3633189B2 (en) * 1997-03-07 2005-03-30 ソニー株式会社 Image size variable device, image size variable method, and monitor device
US6028586A (en) * 1997-03-18 2000-02-22 Ati Technologies, Inc. Method and apparatus for detecting image update rate differences
JPH10269377A (en) * 1997-03-27 1998-10-09 Toshiba Corp Display control system, and display control method for three-dimensional graphics data
KR200172691Y1 (en) * 1997-07-31 2000-03-02 윤종용 Horizontal size compensation circuit of monitor
US6151074A (en) * 1997-09-30 2000-11-21 Texas Instruments Incorporated Integrated MPEG decoder and image resizer for SLM-based digital display system
US6175361B1 (en) * 1997-10-27 2001-01-16 Sony Corporation Frequency generation during switch-over for multi-frequency video monitor
US6639613B1 (en) 1997-11-21 2003-10-28 Xsides Corporation Alternate display content controller
US6686936B1 (en) 1997-11-21 2004-02-03 Xsides Corporation Alternate display content controller
US6018332A (en) * 1997-11-21 2000-01-25 Ark Interface Ii, Inc. Overscan user interface
US6330010B1 (en) * 1997-11-21 2001-12-11 Xsides Corporation Secondary user interface
US6337717B1 (en) 1997-11-21 2002-01-08 Xsides Corporation Alternate display content controller
US6326979B1 (en) * 1998-01-23 2001-12-04 Ge Medical Systems Information Technologies, Inc. System for and method of calibrating a computer monitor
US6078307A (en) * 1998-03-12 2000-06-20 Sharp Laboratories Of America, Inc. Method for increasing luminance resolution of color panel display systems
US6310601B1 (en) * 1998-05-12 2001-10-30 International Business Machines Corporation Resizing images to improve network throughput
US6437809B1 (en) 1998-06-05 2002-08-20 Xsides Corporation Secondary user interface
KR100527982B1 (en) * 1998-06-11 2005-11-09 마츠시타 덴끼 산교 가부시키가이샤 Video display and program recorded medium
US6426762B1 (en) 1998-07-17 2002-07-30 Xsides Corporation Secondary user interface
JP3837932B2 (en) * 1998-09-11 2006-10-25 三菱電機株式会社 Image display device and image display method
US6894706B1 (en) * 1998-09-18 2005-05-17 Hewlett-Packard Development Company, L.P. Automatic resolution detection
US20020033780A1 (en) * 1998-09-30 2002-03-21 Masanobu Kimoto Auto sizing and positioning video data using generalized timing formula
US6249617B1 (en) * 1998-11-16 2001-06-19 Winbond Electronics, Corp. Video encounter having an integrated scaling mechanism
US6553153B1 (en) 1998-12-03 2003-04-22 Chips And Technologies, Llc. Method and apparatus for reducing video data
US6335761B1 (en) 1998-12-15 2002-01-01 Ati International S.R.L. Method and apparatus for converting color base of an image layer
US6552749B1 (en) 1999-01-29 2003-04-22 Intel Corporation Method and apparatus for video motion compensation, reduction and color formatting
US6323878B1 (en) * 1999-03-03 2001-11-27 Sony Corporation System and method for providing zooming video capture
US6281876B1 (en) 1999-03-03 2001-08-28 Intel Corporation Method and apparatus for text image stretching
US6327000B1 (en) * 1999-04-02 2001-12-04 Teralogic, Inc. Efficient image scaling for scan rate conversion
US6411333B1 (en) * 1999-04-02 2002-06-25 Teralogic, Inc. Format conversion using patch-based filtering
KR100430097B1 (en) * 1999-04-06 2004-05-03 엘지.필립스 엘시디 주식회사 Driving Circuit of Monitor for Liquid Crystal Display
US6853355B1 (en) * 1999-04-07 2005-02-08 Ati International Srl Switchable video overlay apparatus and method
US6590592B1 (en) 1999-04-23 2003-07-08 Xsides Corporation Parallel interface
US6593945B1 (en) 1999-05-21 2003-07-15 Xsides Corporation Parallel graphical user interface
US7573529B1 (en) 1999-08-24 2009-08-11 Digeo, Inc. System and method for performing interlaced-to-progressive conversion using interframe motion data
US6633687B1 (en) 1999-09-10 2003-10-14 Intel Corporation Method and apparatus for image contrast modulation
US6624816B1 (en) 1999-09-10 2003-09-23 Intel Corporation Method and apparatus for scalable image processing
US6384872B1 (en) 1999-09-13 2002-05-07 Intel Corporation Method and apparatus for interlaced image enhancement
US6630943B1 (en) 1999-09-21 2003-10-07 Xsides Corporation Method and system for controlling a complementary user interface on a display surface
JP3647338B2 (en) * 1999-11-11 2005-05-11 富士通株式会社 Image signal resolution conversion method and apparatus
US6597373B1 (en) * 2000-01-07 2003-07-22 Intel Corporation System and method of aligning images for display devices
US7483042B1 (en) 2000-01-13 2009-01-27 Ati International, Srl Video graphics module capable of blending multiple image layers
US20040226041A1 (en) * 2000-02-18 2004-11-11 Xsides Corporation System and method for parallel data display of multiple executing environments
US6727918B1 (en) 2000-02-18 2004-04-27 Xsides Corporation Method and system for controlling a complementary user interface on a display surface
US7136110B2 (en) * 2000-06-14 2006-11-14 Canon Kabushiki Kaisha Image signal processing apparatus
KR20020013009A (en) * 2000-08-10 2002-02-20 구자홍 Method and apparatus for controlling screen of monitor
KR100743195B1 (en) * 2001-02-13 2007-07-27 삼성전자주식회사 Display Apparatus And Control Method Thereof
JP2002268867A (en) * 2001-03-13 2002-09-20 Sony Corp Display device and method, program recording medium and program
JP4089862B2 (en) * 2001-03-16 2008-05-28 株式会社リコー Image forming apparatus, image forming method, and recording medium
US6642918B2 (en) 2001-04-23 2003-11-04 Canon Kabushiki Kaisha Control of digital projection system
US7589736B1 (en) 2001-05-18 2009-09-15 Pixelworks, Inc. System and method for converting a pixel rate of an incoming digital image frame
US7348983B1 (en) 2001-06-22 2008-03-25 Intel Corporation Method and apparatus for text image stretching
US20030007686A1 (en) * 2001-06-29 2003-01-09 Roever Jens A. Combined color space matrix transformation and FIR filter
KR20040029052A (en) * 2001-08-27 2004-04-03 코닌클리케 필립스 일렉트로닉스 엔.브이. Processing module for a computer system device
US7116841B2 (en) 2001-08-30 2006-10-03 Micron Technology, Inc. Apparatus, method, and product for downscaling an image
US7019764B2 (en) * 2001-09-20 2006-03-28 Genesis Microchip Corporation Method and apparatus for auto-generation of horizontal synchronization of an analog signal to digital display
US7009628B2 (en) * 2001-09-20 2006-03-07 Genesis Microchip Inc. Method and apparatus for auto-generation of horizontal synchronization of an analog signal to a digital display
US7091996B2 (en) * 2001-09-20 2006-08-15 Genesis Microchip Corporation Method and apparatus for automatic clock synchronization of an analog signal to a digital display
US6922188B2 (en) * 2001-09-20 2005-07-26 Genesis Microchip Inc. Method and apparatus for auto-generation of horizontal synchronization of an analog signal to a digital display
US7034815B2 (en) * 2001-09-20 2006-04-25 Genesis Microchip Inc. Method and apparatus for synchronizing an analog video signal to an LCD monitor
JP4221183B2 (en) * 2002-02-19 2009-02-12 株式会社日立製作所 Liquid crystal display
US7305680B2 (en) * 2002-08-13 2007-12-04 Sharp Laboratories Of America, Inc. Listening module for asynchronous messages sent between electronic devices of a distributed network
US7589788B1 (en) 2003-02-28 2009-09-15 Intel Corporation Method and apparatus for video motion compensation, reduction and color formatting
JP2005039794A (en) 2003-07-18 2005-02-10 Matsushita Electric Ind Co Ltd Display processing method and display processing apparatus
EP1499124A3 (en) * 2003-07-18 2005-05-04 Matsushita Electric Industrial Co., Ltd. Display processing method and display processing apparatus
JP2005057324A (en) * 2003-08-01 2005-03-03 Pioneer Electronic Corp Picture display device
TWI247245B (en) 2003-09-16 2006-01-11 Realtek Semiconductor Corp A scaling device and method capable of controlling data input and/or output capacity
TWI252035B (en) * 2003-12-26 2006-03-21 Aten Int Co Ltd Method and device for detecting resolution of display device
TWI260573B (en) * 2004-05-14 2006-08-21 Au Optronics Corp Digital video signal processing device for LCD
US7239355B2 (en) * 2004-05-17 2007-07-03 Mstar Semiconductor, Inc. Method of frame synchronization when scaling video and video scaling apparatus thereof
US7733405B2 (en) * 2005-02-10 2010-06-08 Seiko Epson Corporation Apparatus and method for resizing an image
JP2007013739A (en) * 2005-06-30 2007-01-18 Toshiba Corp Device and method of video display
KR100719114B1 (en) * 2005-07-19 2007-05-17 삼성전자주식회사 Display device for shifting location of pixels and method thereof
TW200707271A (en) * 2005-08-08 2007-02-16 Benq Corp Methods and systems for signal display
US7460136B2 (en) * 2005-08-19 2008-12-02 Seiko Epson Corporation Efficient scaling of image data in graphics display systems
TWI284872B (en) * 2005-11-22 2007-08-01 Chi Mei Optoelectronics Corp Flat panel display having a data transfer interface with multi-channels and image transfer method thereof
KR100750141B1 (en) * 2005-11-30 2007-08-21 삼성전자주식회사 Method for controlling resolution of digital data broadcasting receiver, apparatus therefor and the digital data broadcasting receiver
JP4684094B2 (en) * 2005-12-06 2011-05-18 ソニー株式会社 Printer apparatus and printing method
JP4929952B2 (en) * 2006-09-28 2012-05-09 船井電機株式会社 Digital broadcast recording device
JP2008165037A (en) * 2006-12-28 2008-07-17 Funai Electric Co Ltd Display device
US8379677B2 (en) * 2007-04-30 2013-02-19 Vixs Systems, Inc. System for combining a plurality of video streams and method for use therewith
TWI397055B (en) * 2007-05-28 2013-05-21 Realtek Semiconductor Corp Mode detection circuit and method
JP4450014B2 (en) * 2007-05-30 2010-04-14 セイコーエプソン株式会社 Projector, image display device, and image processing device
JP5299734B2 (en) * 2007-07-30 2013-09-25 Ｎｌｔテクノロジー株式会社 Image processing method, image display apparatus and timing controller thereof
CN101458888B (en) * 2007-12-12 2011-06-29 群康科技(深圳)有限公司 Flat-panel display and image signal resolution detecting method thereof
JP4364272B2 (en) * 2007-12-25 2009-11-11 株式会社東芝 Image processing apparatus and image processing method
JP2010186194A (en) * 2010-04-09 2010-08-26 Seiko Epson Corp Image processing apparatus
JP6021556B2 (en) * 2012-09-28 2016-11-09 キヤノン株式会社 Image processing device
JP6612292B2 (en) * 2017-05-17 2019-11-27 株式会社ソニー・インタラクティブエンタテインメント CONVERSION SYSTEM, VIDEO OUTPUT DEVICE, AND CONVERSION METHOD
US11488349B2 (en) 2019-06-28 2022-11-01 Ati Technologies Ulc Method and apparatus for alpha blending images from different color formats

Citations (52)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4418343A (en) 1981-02-19 1983-11-29 Honeywell Information Systems Inc. CRT Refresh memory system
US4511965A (en) 1983-03-21 1985-04-16 Zenith Electronics Corporation Video ram accessing system
US4665438A (en) 1986-01-03 1987-05-12 North American Philips Corporation Picture-in-picture color television receiver
JPS62146064A (en) 1985-12-20 1987-06-30 Nec Corp Multi-port memory
JPS6448701A (en) 1987-08-20 1989-02-23 Sanyo Electric Co Garbage deodorizing device
US4816913A (en) 1987-11-16 1989-03-28 Technology, Inc., 64 Pixel interpolation circuitry as for a video signal processor
US4858107A (en) 1985-03-11 1989-08-15 General Electric Company Computer device display system using conditionally asynchronous memory accessing by video display controller
US4862269A (en) 1987-08-14 1989-08-29 Sony Corporation Memory control apparatus
JPH01276331A (en) 1988-04-28 1989-11-06 Toshiba Corp Video synthesizing device
JPH021889A (en) 1988-06-10 1990-01-08 Sharp Corp Display device
JPH0255975A (en) 1988-08-22 1990-02-26 Koden Electron Co Ltd Phase control circuit for multichannel pulse
US4907086A (en) 1987-09-04 1990-03-06 Texas Instruments Incorporated Method and apparatus for overlaying a displayable image with a second image
JPH03112280A (en) 1989-09-26 1991-05-13 Sony Corp Video signal processing unit
US5031118A (en) 1987-07-04 1991-07-09 Deutsche Thomson-Brandt Gmbh Apparatus and method for adapting multiple operating mode monitor
JPH03184184A (en) 1989-12-13 1991-08-12 Sharp Corp Image processor
JPH0451294A (en) 1990-06-20 1992-02-19 Hitachi Ltd Image display system
EP0502600A2 (en) 1991-03-05 1992-09-09 nVIEW CORPORATION Method and apparatus for displaying RGB and sync video without auxiliary frame storage memory
JPH0514760A (en) 1991-06-28 1993-01-22 Matsushita Electric Ind Co Ltd Clock regenerator
JPH05108046A (en) 1991-10-16 1993-04-30 Matsushita Electric Ind Co Ltd Frequency detecting circuit
JPH05127980A (en) 1991-10-31 1993-05-25 Toshiba Corp Picture processor
JPH05127646A (en) 1991-11-07 1993-05-25 Fuji Electric Co Ltd Display device
JPH05158464A (en) 1991-12-09 1993-06-25 Toshiba Corp Resolution converting circuit
US5225875A (en) 1988-07-21 1993-07-06 Proxima Corporation High speed color display system and method of using same
JPH05219468A (en) 1992-01-31 1993-08-27 Nec Corp Still picture solid-state storage device
US5276436A (en) 1988-07-21 1994-01-04 Proxima Corporation Television signal projection system and method of using same
US5283561A (en) 1989-02-24 1994-02-01 International Business Machines Corporation Color television window for a video display unit
US5293540A (en) 1991-07-29 1994-03-08 Nview Corporation Method and apparatus for merging independently generated internal video with external video
US5300944A (en) 1988-07-21 1994-04-05 Proxima Corporation Video display system and method of using same
JPH06161415A (en) 1992-11-18 1994-06-07 Sanyo Electric Co Ltd Display device with function for deciding computer
JPH06236679A (en) 1992-04-16 1994-08-23 Thomson Consumer Electron Inc Multiport memory system
JPH075856A (en) 1993-06-18 1995-01-10 Nec Shizuoka Ltd Controller for liquid crystal display
US5387945A (en) 1988-07-13 1995-02-07 Seiko Epson Corporation Video multiplexing system for superimposition of scalable video streams upon a background video data stream
JPH0744151A (en) 1993-05-28 1995-02-14 Seiko Epson Corp Video display device
JPH0773096A (en) 1993-09-03 1995-03-17 Fujitsu Ltd Picture processor
WO1995008132A1 (en) 1993-09-17 1995-03-23 Proxima Corporation Compact projection illumination system and method of using same
JPH0787457A (en) 1993-09-13 1995-03-31 Mitsubishi Electric Corp Method for discriminating video signal system and video signal processing unit using the method
JPH07104706A (en) 1993-09-30 1995-04-21 Hitachi Ltd Liquid crystal display device
US5438663A (en) 1992-04-30 1995-08-01 Toshiba America Information Systems External interface for a high performance graphics adapter allowing for graphics compatibility
JPH07199855A (en) 1993-12-28 1995-08-04 Mitsubishi Electric Corp Dot matrix type display device
JPH07225565A (en) 1994-02-15 1995-08-22 Matsushita Electric Ind Co Ltd Device for displaying dot matrix
US5444497A (en) 1992-06-24 1995-08-22 Seiko Epson Corporation Apparatus and method of transferring video data of a moving picture
JPH07261732A (en) 1994-03-17 1995-10-13 Oki Electric Ind Co Ltd Display device
JPH07295545A (en) 1994-04-28 1995-11-10 Nec Home Electron Ltd Display device
US5473342A (en) 1993-10-19 1995-12-05 Chrontel, Inc. Method and apparatus for on-the-fly multiple display mode switching in high-resolution bitmapped graphics system
JPH07324773A (en) 1994-05-31 1995-12-12 Sanyo Electric Co Ltd Air conditioner
US5517612A (en) 1993-11-12 1996-05-14 International Business Machines Corporation Device for scaling real-time image frames in multi-media workstations
JPH08129356A (en) 1994-10-31 1996-05-21 Nec Home Electron Ltd Display device
US5592194A (en) 1988-04-27 1997-01-07 Seiko Epson Corporation Display controller
US5657047A (en) 1995-01-12 1997-08-12 Accelgraphics, Inc. Method and apparatus for zooming images on a video display
US5721565A (en) 1994-04-29 1998-02-24 Proxima Corporation Zooming protection display control system and method of using same
US5809182A (en) 1993-09-17 1998-09-15 Eastman Kodak Company Digital resampling integrated circuit for fast image resizing applications
US5845015A (en) 1995-10-12 1998-12-01 Sarnoff Corporation Method and apparatus for resizing images using the discrete cosine transform

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7902111A (en) 1979-03-16 1980-09-18 Philips Nv DEVICE FOR DIVIDING A RETURNING INPUT SIGNAL BY A BROKEN FACTOR F, PARTICULARLY FOR F = N-1/2.
JPS58165425A (en) 1982-03-25 1983-09-30 Matsushita Electric Ind Co Ltd Switching frequency division circuit
JPH02148701A (en) 1988-11-29 1990-06-07 Sumitomo Metal Mining Co Ltd Composition for forming resistance film
JPH02255975A (en) 1989-01-24 1990-10-16 Mitsubishi Electric Corp Electronic filing system
JPH07234773A (en) 1993-12-27 1995-09-05 Toshiba Corp Display controller

Patent Citations (54)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4418343A (en) 1981-02-19 1983-11-29 Honeywell Information Systems Inc. CRT Refresh memory system
US4511965A (en) 1983-03-21 1985-04-16 Zenith Electronics Corporation Video ram accessing system
US4858107A (en) 1985-03-11 1989-08-15 General Electric Company Computer device display system using conditionally asynchronous memory accessing by video display controller
JPS62146064A (en) 1985-12-20 1987-06-30 Nec Corp Multi-port memory
US4665438A (en) 1986-01-03 1987-05-12 North American Philips Corporation Picture-in-picture color television receiver
US5031118A (en) 1987-07-04 1991-07-09 Deutsche Thomson-Brandt Gmbh Apparatus and method for adapting multiple operating mode monitor
US4862269A (en) 1987-08-14 1989-08-29 Sony Corporation Memory control apparatus
JPS6448701A (en) 1987-08-20 1989-02-23 Sanyo Electric Co Garbage deodorizing device
US4907086A (en) 1987-09-04 1990-03-06 Texas Instruments Incorporated Method and apparatus for overlaying a displayable image with a second image
US4816913A (en) 1987-11-16 1989-03-28 Technology, Inc., 64 Pixel interpolation circuitry as for a video signal processor
US5592194A (en) 1988-04-27 1997-01-07 Seiko Epson Corporation Display controller
JPH01276331A (en) 1988-04-28 1989-11-06 Toshiba Corp Video synthesizing device
JPH021889A (en) 1988-06-10 1990-01-08 Sharp Corp Display device
US5469221A (en) 1988-07-13 1995-11-21 Seiko Epson Corporation Video multiplexing system for superimposition of scalable video data streams upon a background video data stream
US5387945A (en) 1988-07-13 1995-02-07 Seiko Epson Corporation Video multiplexing system for superimposition of scalable video streams upon a background video data stream
US5225875A (en) 1988-07-21 1993-07-06 Proxima Corporation High speed color display system and method of using same
US5300944A (en) 1988-07-21 1994-04-05 Proxima Corporation Video display system and method of using same
US5276436A (en) 1988-07-21 1994-01-04 Proxima Corporation Television signal projection system and method of using same
JPH0255975A (en) 1988-08-22 1990-02-26 Koden Electron Co Ltd Phase control circuit for multichannel pulse
US5283561A (en) 1989-02-24 1994-02-01 International Business Machines Corporation Color television window for a video display unit
JPH03112280A (en) 1989-09-26 1991-05-13 Sony Corp Video signal processing unit
JPH03184184A (en) 1989-12-13 1991-08-12 Sharp Corp Image processor
JPH0451294A (en) 1990-06-20 1992-02-19 Hitachi Ltd Image display system
JPH05150219A (en) 1991-03-05 1993-06-18 N View Corp Method and apparatus for displaying rgb and synchronized video signal without auxiliary frame memory
EP0502600A2 (en) 1991-03-05 1992-09-09 nVIEW CORPORATION Method and apparatus for displaying RGB and sync video without auxiliary frame storage memory
JPH0514760A (en) 1991-06-28 1993-01-22 Matsushita Electric Ind Co Ltd Clock regenerator
US5293540A (en) 1991-07-29 1994-03-08 Nview Corporation Method and apparatus for merging independently generated internal video with external video
JPH05108046A (en) 1991-10-16 1993-04-30 Matsushita Electric Ind Co Ltd Frequency detecting circuit
JPH05127980A (en) 1991-10-31 1993-05-25 Toshiba Corp Picture processor
JPH05127646A (en) 1991-11-07 1993-05-25 Fuji Electric Co Ltd Display device
JPH05158464A (en) 1991-12-09 1993-06-25 Toshiba Corp Resolution converting circuit
JPH05219468A (en) 1992-01-31 1993-08-27 Nec Corp Still picture solid-state storage device
JPH06236679A (en) 1992-04-16 1994-08-23 Thomson Consumer Electron Inc Multiport memory system
US5438663A (en) 1992-04-30 1995-08-01 Toshiba America Information Systems External interface for a high performance graphics adapter allowing for graphics compatibility
US5444497A (en) 1992-06-24 1995-08-22 Seiko Epson Corporation Apparatus and method of transferring video data of a moving picture
JPH06161415A (en) 1992-11-18 1994-06-07 Sanyo Electric Co Ltd Display device with function for deciding computer
JPH0744151A (en) 1993-05-28 1995-02-14 Seiko Epson Corp Video display device
JPH075856A (en) 1993-06-18 1995-01-10 Nec Shizuoka Ltd Controller for liquid crystal display
JPH0773096A (en) 1993-09-03 1995-03-17 Fujitsu Ltd Picture processor
JPH0787457A (en) 1993-09-13 1995-03-31 Mitsubishi Electric Corp Method for discriminating video signal system and video signal processing unit using the method
US5809182A (en) 1993-09-17 1998-09-15 Eastman Kodak Company Digital resampling integrated circuit for fast image resizing applications
WO1995008132A1 (en) 1993-09-17 1995-03-23 Proxima Corporation Compact projection illumination system and method of using same
JPH07104706A (en) 1993-09-30 1995-04-21 Hitachi Ltd Liquid crystal display device
US5473342A (en) 1993-10-19 1995-12-05 Chrontel, Inc. Method and apparatus for on-the-fly multiple display mode switching in high-resolution bitmapped graphics system
US5517612A (en) 1993-11-12 1996-05-14 International Business Machines Corporation Device for scaling real-time image frames in multi-media workstations
JPH07199855A (en) 1993-12-28 1995-08-04 Mitsubishi Electric Corp Dot matrix type display device
JPH07225565A (en) 1994-02-15 1995-08-22 Matsushita Electric Ind Co Ltd Device for displaying dot matrix
JPH07261732A (en) 1994-03-17 1995-10-13 Oki Electric Ind Co Ltd Display device
JPH07295545A (en) 1994-04-28 1995-11-10 Nec Home Electron Ltd Display device
US5721565A (en) 1994-04-29 1998-02-24 Proxima Corporation Zooming protection display control system and method of using same
JPH07324773A (en) 1994-05-31 1995-12-12 Sanyo Electric Co Ltd Air conditioner
JPH08129356A (en) 1994-10-31 1996-05-21 Nec Home Electron Ltd Display device
US5657047A (en) 1995-01-12 1997-08-12 Accelgraphics, Inc. Method and apparatus for zooming images on a video display
US5845015A (en) 1995-10-12 1998-12-01 Sarnoff Corporation Method and apparatus for resizing images using the discrete cosine transform

Non-Patent Citations (13)

* Cited by examiner, † Cited by third party
Title
"Summary of Invalidity Contentions of PLUS Vision Corporation and PLUS Vision Corporation of America relating to U.S. Pat. No. 5,874,937".
Answer of Defendants PLUS Vision Corporation and Defendant PLUS Vision Corporation of America.
Complaint for Patent Infringement CV No. CV-02-1159-BR.
Japanese Office Action for Japanese Patent Application No. 1995-297578 mailed Sep. 17, 2002. (w/translation).
PanelBook User's Guide, Model 525/530/550, InFocus� Systems, Inc., 1994, Tualatin, Oregon.
PanelBook User's Guide, Model 525/530/550, InFocus® Systems, Inc., 1994, Tualatin, Oregon.
PowerView (TM)950 LCD Projection Panel User's Guide, InFocus� Systems, Inc., 1994, Tualatin, Oregon.
PowerView ™950 LCD Projection Panel User's Guide, InFocus® Systems, Inc., 1994, Tualatin, Oregon.
The InFocus Systems Communication Edge, InFocus� Systems, Inc., 1995, Wilsonville, Oregon.
The InFocus Systems Communication Edge, InFocus® Systems, Inc., 1995, Wilsonville, Oregon.
User's Manual, 7600XGA/7600WS LCD Projection Panel, InFocus� Systems, Inc., 1992, Tualatin, Oregon.
User's Manual, 7600XGA/7600WS LCD Projection Panel, InFocus® Systems, Inc., 1992, Tualatin, Oregon.
Videographics Report, Beginning at p. 2, Article, Video Scan Converter Offers RS-232 Control, RGB Spectrum, California, Jul. 1992.

Also Published As

Publication number Publication date
USRE43641E1 (en) 2012-09-11
JPH09114443A (en) 1997-05-02
US5874937A (en) 1999-02-23
USRE42656E1 (en) 2011-08-30

Similar Documents

Publication Publication Date Title
USRE41522E1 (en) Method and apparatus for scaling up and down a video image
KR100248441B1 (en) Liquid crystal display controlling system
KR100246088B1 (en) The conversion device of pixel number
US5602565A (en) Method and apparatus for displaying video image
JP4477274B2 (en) Single horizontal scanning range cathode ray tube monitor
US20030227471A1 (en) Method and apparatus for asynchronous display of graphic images
US5880741A (en) Method and apparatus for transferring video data using mask data
KR100277311B1 (en) Image display device and image display method
JP3655258B2 (en) Display device for video scaling
US5548307A (en) Horizontal position compensation circuit
US6236392B1 (en) Display control circuit
JP2004110046A (en) Display device for performing video scaling
JP2001134243A (en) Lcd panel display device
JP2007058234A (en) Display device for performing video scaling
JP3354725B2 (en) Display device
KR100206580B1 (en) Memory device for 4 divided frequency data of liquid crystal display device
JPH0916142A (en) Display device
JP2610181B2 (en) Video scanning frequency converter
JP2003202856A (en) Video scaling apparatus
JPH09130710A (en) Liquid crystal display video signal generator
JPH1069253A (en) Liquid crystal display device
JPH09244595A (en) Display control method, device therefor, and display system
JPH11341351A (en) Video magnification and reduction circuit
JP2000305506A (en) Display device
JPS644194B2 (en)

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

RF Reissue application filed

Effective date: 20100622

CC Certificate of correction