JPH05219468A - Still picture solid-state storage device - Google Patents

Abstract

PURPOSE:To provide the still picture storage device in which still pictures for plural patterns are displayed on a screen thereby improving the retrieval efficiency. CONSTITUTION:This still picture solid-state storage device is provided in addition with a picture retrieval field memory 8, a read address generator 9 generating an address to read a reduced picture for picture retrieval from a picture storage device 2 and a write address generator 10 for a field memory. The read address generator 9 calculates a read address in matching with number of patterns displayed simultaneously on one screen and reads the reduced pictures by plural patterns from the picture storage device 2. On the other hand, the write address generator 10 generates the address to store the reduced picture read from the picture storage device 2 into the field memory 8 at the prescribed position in matching with number of patterns displayed simultaneously on one screen. The content of the plural patterns is displayed on one screen by reading the data stored in the field memory 8. Thus, the content of plural files is observed on the one screen to offer the high retrieval efficiency.

Description

Detailed Description of the Invention

[0001]

BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a still image solid-state storage device, and more particularly to a still image storage device for converting a television video signal into a digital signal and recording the digital signal.

[0002]

2. Description of the Related Art FIG. 6 shows a configuration example of a conventional still image solid-state storage device. The device shown in FIG. 6 has an analog video signal I
An A / D converter 31 for encoding N ′ into a digital signal,
An image memory 32 having a capacity to store an image exceeding one screen and storing digital data converted by the A / D converter 31, and an address for storing a digital signal in the image memory 32 are generated. Write address generator 3
3, a read address generator 34 for generating an address for reading a digital signal from the image memory 32,
A D / A converter 35 that decodes a digital signal read from the image memory 32 into an analog video signal, a controller 36 that controls the write address generator 33 and the read address generator 34, and each unit from the input signal IN ′. It is composed of a timing signal generator 37 that generates a control signal for controlling.

Next, the operation of this still image solid-state storage device will be described. First, in the writing operation, the input analog video signal IN ′ is encoded into the digital signal Vd ′ by the A / D converter 31 and sent to the image storage device 32. On the other hand, a clock CK ′, a horizontal synchronizing pulse H ′, and a vertical synchronizing pulse V ′ for controlling each component are generated in the timing signal generator 37 from the input analog video signal IN ′ and sent to the write address generator 33.

The write address generator 33 includes a clock counter 38 and a line counter 3 as shown in FIG.
9, a sample address Ars ′, a line address Arl ′, a writing position of the image memory 32 sent from the controller 36,
That is, the field address Arf 'that specifies the file
Are sent to the image memory 32.

In the image memory 32, the already stored file (digital signal) Vf 'is read by the address sent from the read address generator 34 and sent to the D / A converter 35. It is decoded into an analog video signal and becomes an output OUT '.

[0006]

In the still image solid-state storage device having the above-mentioned configuration, even though a plurality of screens of still images can be stored in the image storage device 32, images can be displayed only in one screen unit. .. Therefore, when searching for an image stored in the image storage device 32, the contents of the file can be searched only one screen at a time, and there is a problem that the search efficiency is low.

The present invention has been made in view of the above problems, and provides a still image storage device capable of displaying a plurality of files (still images for a plurality of screens) on one screen at a time and improving search efficiency. The purpose is to do.

[0008]

A still image solid-state storage device according to the present invention has an A / D converter for encoding an analog video signal into a digital signal and a storage capacity for storing image data exceeding one screen. An image storage having, a write address generator for generating an address for storing a digital signal in the image storage, a read address generator for generating an address for reading a digital signal from the image storage, and an image A D / A converter for decoding the digital signal read from the memory into an analog video signal, a field memory for image search, and a search for generating an address for reading the digital signal from the image memory for image search Read address generator, write address generator for field memory, read address generator for field memory When, and having a D / A converter for decoding the field memory output to an analog video signal.

[0009]

The image memory stores image data for a plurality of screens. The retrieval read address generator generates a read address for reading reduced images of images for a plurality of screens from the image storage, and reads the reduced images from the image storage. The field memory write address generator generates an address for writing the reduced image read from the storage unit into the search field memory, and writes a digital signal for image search. By decoding the output of this field memory into an analog video signal and displaying it on a display device, the contents of a plurality of files stored in the image storage device can be displayed on one screen, and an efficient image search can be performed. Become.

[0010]

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS A still image storage device according to an embodiment of the present invention will be described below with reference to the accompanying drawings.

FIG. 1 shows an example of the configuration of a still image solid-state storage device according to this embodiment. The still image solid-state storage device shown in FIG.
A / which encodes the analog video signal IN into a digital signal
A D converter 1, an image storage 2 having a capacity for storing an image exceeding one screen, and storing digital data converted by the A / D converter 1, and a digital signal stored in the image storage 2. Address generator 3 for generating an address for reading, and a read address generator 4 for generating an address for reading a digital signal from the image memory 2.
A D / A converter 5 for decoding a digital signal read from the image memory 2 into an analog video signal; a controller 6 for controlling the write address generator 3 and the read address generator 4; And a timing signal generator 7 for generating a control signal for controlling.

Further, the still image solid-state storage device shown in FIG.
As a characteristic configuration, a field memory 8 for image retrieval that stores reduced images of images for a plurality of screens, and a read address that generates an address for reading a digital signal (file) from the image memory 2 for image retrieval Generator 9
And write address generator 10 for field memory
And the read address generator 11 for field memory,
And a D / A converter 12 for decoding the field memory output into an analog video signal.

Next, the operation of the still image solid-state storage device will be described. First, the writing operation for storing an image in the image storage device 2 is basically the same as the conventional writing operation. That is, the input analog video signal IN is encoded into the digital signal Vd by the A / D converter 1 and sent to the image storage device 2. On the other hand, the timing signal generator 7 generates a clock CK, a horizontal synchronizing pulse H, and a vertical synchronizing pulse V from the input analog video signal IN, and sends them to the write address generator 3.

The write address generator 3 includes a clock counter 13 and a line counter 14 as shown in FIG.
It consists of The clock counter 13 is reset by the horizontal synchronizing pulse H, counts the clock signal CK, and outputs a sample address Ars that specifies the position (address) of a dot (pixel) on one scanning line. The line counter 14 is reset by the vertical synchronizing pulse V, counts the horizontal synchronizing pulse H, and outputs the line address Arl designating the position of the scanning line on one screen. Sample address Ars, line address Arl,
The writing position of the image memory 32 (that is, the field address Arf designating a file) sent from the controller 6 is sent to the image memory 2.

The image memory 2 is a write address generator 3
The digital signal (file) Vd is stored in the position designated by the three addresses sent from

In the read operation, first, a field address Arf for reading a plurality of designated files (digital signals) from the controller 6 for image retrieval.
Are sent to the read address generator 9. Further, in order to display a plurality of files on the same screen, the horizontal direction screen division number Dh and the vertical direction screen division number Dv, which specify how many divisions each screen makes in the horizontal and vertical directions, are sent from the controller 6 at the same time. Be done. This horizontal screen division number D
The h and the vertical direction screen division number Dv may be fixed values, or may be input by an operator from an input device such as a keyboard (not shown).

The read address generator 9 for generating addresses for reading a plurality of files for image retrieval is
It has a configuration as shown in FIG. In FIG. 3, the clock counter 15 generates the sample address As and the line counter 16 generates the line address A1. The address As is multiplied by the horizontal screen division number Dh supplied from the horizontal screen division number generator 17 by the multiplier 19 and sent to the image storage device 2 as the read address Ars. Further, the address A1 is multiplied by the vertical direction screen division number Dv supplied from the vertical direction screen division number generator 18 by the multiplier 20 and sent to the image storage device 2 as the read address Arl.

On the other hand, the address Ars is compared with the effective pixel number Ch per line supplied from the effective pixel number generator 21 per line, and the effective range identification signal Erh indicating the effective range per line of the read address is given by: It is sent to the image search field memory 8. On the other hand, address A
rl is compared with the number of effective lines Cv per field supplied from the effective pixel number generator 22 per field, and the effective range identification signal Erv indicating the effective range of the read address per field is used as the image search field memory. Sent to 8.

The file (digital signal) Vf stored in the image memory 2 is read by the read address for reading a plurality of files for image retrieval sent from the read address generator 9. Image memory 2
The address sent to the
Since h and the screen division number Dv in the vertical direction are multiplied, when this is not 1, that is, when a plurality of files are displayed on one screen, the image data that constitutes the files are specified in a scattered manner, and the number of display images depends The digital signal of the reduction ratio is read from the image storage device 2.

As shown in FIG. 4, the field memory write address generator 10 includes a clock counter 2
5. Has a line counter 26. Clock counter 25
To the output Afh of the offset address Ao according to the number of screen divisions supplied from the horizontal offset address generator 27.
h is added by the adder 29. Line counter 26
To the output Afv of the offset address Ao according to the number of screen divisions supplied from the vertical offset address generator 28.
v is added by the adder 29. Clock counter 2
5 and the output addresses Afs and Afl of the line counter 26
Is a write control signal EN generated from the effective range identification signals Erh and Erv sent from the read address generator 9 to read a plurality of files for image retrieval.
It is sent together with the image search field memory 10.

A plurality of files (digital signals) Vfw for image retrieval read out from the image memory 2 are subjected to write control by a write control signal EN sent from the write address generator 10 for the field memory, while the fields are being controlled. It is stored in the memory 8.

A plurality of files (digital signals) Vfr stored in the field memory 8 are read by the read address from the field memory read address generator 11 and decoded by the D / A converter 12 into an analog video signal. Are converted into one image search screen (video) signal and output on the monitor (MON OUT). As an example of an image search screen (video) signal, FIG. 5 shows an example of file output of a screen divided into two in the horizontal and vertical directions and a total of four divided screens.

This image search screen (monitor output, MO
The field address Arf2 corresponding to the file designated by (N OUT) is sent from the controller to another read address generator 4, and the read address (Arf2, Arl2, Ars2) of the desired file is generated. With this read address, the image memory 2
A desired file (digital signal) Vf2 is read out from the device and output as an analog video signal output from the D / A converter (OUT).

Of course, the present invention is not limited to the above embodiment. For example, in the above embodiment, the read address generators 4 and 9 and the D / A converters 5 and 12 are arranged separately, but one read address generator and D / A
The converter may be configured to operate in a time division manner.

[0025]

As described above, according to the present invention, an image search field memory and an address for reading a digital signal for image search from the image storage are generated in the still image solid-state storage device. Read address generator and write address generator for field memory,
Read address generator for field memory, and D / for decoding field memory output into analog video signal
Since the A converter is provided so that the contents of a plurality of screens can be displayed on one screen, the efficiency of image retrieval is improved.

[Brief description of drawings]

FIG. 1 is a circuit diagram showing a configuration of a still image storage device according to an embodiment of the present invention.

FIG. 2 is a circuit diagram of the write address generator shown in FIG.

FIG. 3 is a circuit of a read address generator for image retrieval shown in FIG.

FIG. 4 is a circuit of a write address generator for field memory shown in FIG.

FIG. 5 is a diagram showing an example of an image search screen by the still image solid-state storage device of the present invention.

FIG. 6 is a circuit diagram of a conventional still image storage device.

FIG. 7 is a circuit diagram of the write address generator shown in FIG.

[Explanation of symbols]

 1; D / A converter 2; image memory 3; write address generator 4; read address generator 5; D / A converter 6; controller 7; timing signal generator 8; image search field memory 9; Image search read address generator 10; Field memory write address generator 11; Field memory read address generator 12; D / A converter 13, 15, 25; Clock counter 13, 16, 26; Line counter 17 Horizontal screen division number generator 18; Vertical screen division number generator 19, 20; Multiplier 21; Effective image number generator per line 22; Effective line number generator per field 23, 24; Comparison Unit 27; Horizontal offset address generator 28; Vertical offset address generator 29, 30; Adder

─────────────────────────────────────────────────── ─── Continuation of the front page (51) Int.Cl. ⁵ Identification code Office reference number FI technical display location H04N 5/92 H 8324-5C

Claims (1)

[Claims] 1. An A / D converter for encoding an analog video signal into a digital signal, an image storage having a storage capacity for storing image data exceeding one screen, and storing the digital signal in the image storage. Write address generator for generating an address for reading, a read address generator for generating an address for reading a digital signal from the image memory, and a digital signal read from the image memory for decoding into an analog video signal. In a still image solid-state storage device having a D / A converter, a field memory for image retrieval, a read address generator for generating an address for reading a digital signal for image retrieval from the image memory, and a field memory. Write address generator and field memory read address generator and field memory A still image solid-state storage device having a D / A converter for decoding an output into an analog video signal and configured to display contents of a plurality of screens on one screen.