US9554456B2 - Layered body with support substrate, method for fabricating same, and method for fabricating multi-layer wiring substrate - Google Patents
Layered body with support substrate, method for fabricating same, and method for fabricating multi-layer wiring substrate Download PDFInfo
- Publication number
- US9554456B2 US9554456B2 US14/655,472 US201314655472A US9554456B2 US 9554456 B2 US9554456 B2 US 9554456B2 US 201314655472 A US201314655472 A US 201314655472A US 9554456 B2 US9554456 B2 US 9554456B2
- Authority
- US
- United States
- Prior art keywords
- metal foil
- alignment mark
- support substrate
- insulating layer
- layered body
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0266—Marks, test patterns or identification means
- H05K1/0269—Marks, test patterns or identification means for visual or optical inspection
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0296—Conductive pattern lay-out details not covered by sub groups H05K1/02 - H05K1/0295
- H05K1/0298—Multilayer circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0017—Etching of the substrate by chemical or physical means
- H05K3/0026—Etching of the substrate by chemical or physical means by laser ablation
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4679—Aligning added circuit layers or via connections relative to previous circuit layers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09009—Substrate related
- H05K2201/09063—Holes or slots in insulating substrate not used for electrical connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
- H05K2201/09918—Optically detected marks used for aligning tool relative to the PCB, e.g. for mounting of components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4652—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4682—Manufacture of core-less build-up multilayer circuits on a temporary carrier or on a metal foil
Definitions
- the present invention relates to a layered body with a support substrate, a method for fabricating the same, and a method for fabricating a multi-layer wiring substrate, and in particular, relates to a layered body with a support substrate, to which a direct laser method is applicable even in a coreless method, a method for fabricating the same, and a method for fabricating a multi-layer wiring substrate.
- the core substrate is a substrate to be a support substrate of the buildup layer, and includes an insulating layer and a wiring pattern on it, and as the insulating layer, generally, a rather rigid layer in which a thermosetting resin such as an epoxy resin is impregnated in a reinforcing material such as glass cloth and cured is used.
- the buildup layer is a layer that is layered on the wiring pattern of the core substrate and includes an insulating layer and a wiring pattern on it.
- the multi-layer wiring substrate not including a core substrate (sometimes called a “coreless substrate”, hereinafter) has merits that it is easy to be thinned and the wiring pattern can be formed in a high density.
- a method for fabricating such a coreless substrate a method for fabricating a multi-layer wiring substrate by forming a laminate having a desired number of insulating layers and a wiring pattern on both surfaces of a metal foil clad laminate to be a support substrate, then separating the laminate from the support substrate, and performing subsequent processes to the separated laminate has been devised (see Patent Literatures 1 to 4). Also, a method for fabricating a multi-layer wiring substrate using a support substrate (sometimes called a “dummy core”) which is used only in a fabricating process and does not configure the multi-layer wiring substrate itself to be a product in this way is called a coreless method hereinafter.
- a method for forming a non-through hole for an interlayer connection of a multi-layer wiring substrate a method (conformal method) for providing an opening on metal foil at a laser processing scheduled position, emitting a laser beam aiming at the opening, and processing an insulating layer thereunder with the metal foil as a mask is generally used.
- Patent Literature 1 Japanese Patent Application Laid-Open No. 2000-323613
- Patent Literature 2 Japanese Patent Application Laid-Open No. 2004-356219
- Patent Literature 3 Japanese Patent Application Laid-Open No. 2005-236067
- Patent Literature 4 Japanese Patent No. 4669908
- the opening (window hole) at the laser processing scheduled position and the alignment mark (for example, the ring-like opening) to be a reference of the laser processing and the wiring pattern formation are not provided on the metal foil C 8 before the laser processing like the case of the conformal method described above. Therefore, the laser processing and the wiring pattern formation cannot be performed with the alignment mark provided on the metal foil C 8 as a common reference like the case of the conformal method. Also, as illustrated in FIG. 1 , in the direct laser method, the opening (window hole) at the laser processing scheduled position and the alignment mark (for example, the ring-like opening) to be a reference of the laser processing and the wiring pattern formation are not provided on the metal foil C 8 before the laser processing like the case of the conformal method described above. Therefore, the laser processing and the wiring pattern formation cannot be performed with the alignment mark provided on the metal foil C 8 as a common reference like the case of the conformal method. Also, as illustrated in FIG.
- the metal foil B 6 which is a lower layer of the metal foil C 8 is a solid conductor layer on which the wiring pattern is not formed yet, and the reference (alignment mark) for positioning of the laser processing and the wiring pattern formation is not provided on the metal foil B 6 either. Therefore, there is a possibility of position shift of a non-through hole formed by the laser processing and the wiring pattern (a land, in particular).
- a method for forming a wiring pattern with a non-through hole formed by the direct laser method itself as the reference can be considered. It is a method for forming a non-through hole for an interlayer connection and a non-through hole for a positioning reference (alignment mark) of the wiring pattern formation by the direct laser method.
- the metal foil is originally to be a mask of the laser processing and laser processability is degraded.
- the surface treatment tends to be lost by melting or the like of the metal foil near a part where the laser processing is performed, and it becomes hard to absorb the laser beam, so that it is hard to form a shape that openings are continued on the metal foil. Therefore, since it is difficult to form an opening like a ring shape for example, that is generally used as the alignment mark, by the non-through hole formed by the direct laser method, there is a possibility that readability as the alignment mark becomes insufficient.
- the present invention has been made in consideration of the problems described above, and an object of the present invention is to provide a layered body with a support substrate, in which position accuracy of non-through holes and a wiring pattern by a direct laser method is excellent and to which the direct laser method is applicable even in a coreless method, a method for fabricating the same, and a method for fabricating a multi-layer wiring substrate.
- the present invention is a layered body with a support substrate, the layered body being on the support substrate and comprising metal foil B arranged on the support substrate, an insulating layer B arranged on the metal foil B, metal foil C arranged on the insulating layer B, a non-through hole for a product and non-through holes for an alignment mark that penetrate the metal foil C and the insulating layer B and reach the metal foil B, and the alignment mark of a dot pattern in which the non-through holes for the alignment mark are filled by plating and gathered and arranged in an individually independent state.
- the non-through hole for the product and the non-through holes for the alignment mark are formed by the same position reference by being processed in one laser processing step. Further, since the non-through holes for the alignment mark are filled by the plating, contrast is easily formed in the case of reading the alignment mark by an X-ray observation device. Also, since it is the alignment mark of the dot pattern, even dots can be recognized as a pattern. Therefore, since readability of the alignment mark can be secured, position accuracy of the non-through holes and the wiring pattern in the case of the direct laser method can be secured.
- the alignment mark is the dot pattern in which the non-through holes for the alignment mark are gathered and arranged in a multiple ring shape in the individually independent state.
- the alignment mark is the dot pattern gathered and arranged in the multiple ring shape, even if the dot pattern formed by laser processing is partially missing, a missing part can be corrected using the other part, and influence of position accuracy decline due to missing of dots can be suppressed.
- the support substrate includes an insulating layer A and metal foil A
- the layered body includes the metal foil B which is arranged directly on the metal foil A and is one size smaller than the metal foil A, the insulating layer B which is one size larger than the metal foil B, the metal foil C which is arranged on the insulating layer B, and the non-through hole for the product and the non-through holes for the alignment mark that penetrate the metal foil C and the insulating layer B and reach the metal foil B.
- the metal foil B is not bonded with the metal foil A of the support substrate, and is fixed to the support substrate by bonding the insulating layer B that is one size larger and the metal foil A and sealing the metal foil B. Therefore, just by cutting and removing a part where the insulating layer B and the metal foil A are bonded on the outer periphery of the metal foil B, the support substrate and the layered body can be easily separated so that the coreless method using the direct laser method becomes easy.
- the present invention is a method for fabricating the layered body with the support substrate in any one of the above, the method comprising a step (a) of piling up, on the metal foil A of the support substrate, the metal foil B one size smaller than the metal foil A, the insulating layer B one size larger than the metal foil B, and the metal foil C in this order, and heating, pressurizing, laminating and integrating them, a step (b) of forming the non-through hole for the product and the non-through holes for the alignment mark of the dot pattern from the metal foil C to the metal foil B by penetrating the metal foil C and the insulating layer B by a laser, and a step (c) of filling the non-through hole for the product and the non-through holes for the alignment mark by plating.
- the support substrate and the layered body are easily separated with the metal foil B on the layered body side arranged directly on the metal foil A on the support substrate side, the coreless method becomes easy. Also, since the non-through hole for the product and the non-through holes for the alignment mark of the dot pattern from the metal foil C to the metal foil B are formed and the plating is filled, the readability of the alignment mark can be secured, and even in the case of applying the direct laser method, the position accuracy of the non-through holes and the wiring pattern can be secured.
- the present invention is a method for fabricating a multi-layer wiring substrate comprising, after the step (c) in the above-described method for fabricating the layered body with the support substrate, a step (d) of separating the support substrate and the layered body, a step (e) of forming a guide hole for positioning of the wiring pattern with the non-through holes for the alignment mark of the dot pattern filled with the plating on the separated layered body as the reference, a step (f) of forming etching resist with the guide hole as the reference, and a step (g) of forming the wiring pattern by etching the metal foil B or C.
- the guide hole to be the reference of the wiring pattern formation is formed with the non-through holes for the alignment mark of the dot pattern filled with the plating on the separated layered body as the a reference, even in the case of applying the direct laser method, the position accuracy of the non-through holes and the wiring pattern can be secured.
- the present invention it is possible to provide a layered body with a support substrate, in which position accuracy of non-through holes and a wiring pattern by a direct laser method is excellent and to which the direct laser method is applicable even in a coreless method, a method for fabricating the same, and a method for fabricating a multi-layer wiring substrate.
- FIG. 1 illustrates a step a in a method for fabricating a layered body or a multi-layer wiring substrate in the present embodiment.
- FIG. 2 illustrates a step b in the method for fabricating the layered body or the multi-layer wiring substrate in the present embodiment.
- FIG. 3 illustrates a step c in the method for fabricating the layered body or the multi-layer wiring substrate in the present embodiment.
- FIG. 4 illustrates a step d in the method for fabricating the layered body or the multi-layer wiring substrate in the present embodiment.
- FIG. 5 illustrates a step e in the method for fabricating the layered body or the multi-layer wiring substrate in the present embodiment.
- FIG. 6 illustrates a step f in the method for fabricating the layered body or the multi-layer wiring substrate in the present embodiment.
- FIG. 7 illustrates a step g in the method for fabricating the layered body or the multi-layer wiring substrate in the present embodiment.
- FIG. 8 illustrates a step h in the method for fabricating the layered body or the multi-layer wiring substrate in the present embodiment.
- FIG. 9 illustrates a step i in the method for fabricating the layered body or the multi-layer wiring substrate in the present embodiment.
- FIG. 10 illustrates a step j in the method for fabricating the layered body or the multi-layer wiring substrate in the present embodiment.
- FIG. 11 illustrates a step k in the method for fabricating the layered body or the multi-layer wiring substrate in the present embodiment.
- FIG. 12 illustrates a plan view of the layered body and an alignment mark in the present embodiment.
- FIG. 13 illustrates a step a′ in the method for fabricating the layered body or the multi-layer wiring substrate in the case of a conformal method.
- FIG. 14 illustrates a step b′ in the method for fabricating the layered body or the multi-layer wiring substrate in the case of the conformal method.
- FIG. 15 illustrates a step c′ in the method for fabricating the layered body or the multi-layer wiring substrate in the case of the conformal method.
- FIG. 16 illustrates a plan view of the layered body and the alignment mark in the case of the conformal method.
- a layered body with a support substrate in the present embodiment will be described below using FIG. 3 and FIG. 12 .
- a layered body 29 with a support substrate in the present embodiment is the layered body 29 with the support substrate comprising a support substrate 4 and a layered body 9 on the support substrate 4 .
- the layered body 9 includes metal foil B 6 which is arranged on the support substrate 4 and on which a wiring pattern is not formed, an insulating layer B 7 which is arranged on the metal foil B 6 , metal foil C 8 which is arranged on the insulating layer B 7 and on which the wiring pattern is not formed, non-through holes 26 a for a product and non-through holes 26 b for an alignment mark that penetrate the metal foil C 8 and the insulating layer B 7 and reach the metal foil B 6 , and the alignment mark 28 of a dot pattern in which the non-through holes 26 b for the alignment mark are filled by plating 27 and gathered and arranged in an individually independent state.
- a metal foil clad laminate 4 in which metal foil A 3 is stuck to both surfaces of an insulating layer A 2 made of glass epoxy is used.
- the support substrate 4 without being limited to the metal foil clad laminate 4 , anything can be used without particular limitation as long as it can support the layered body 9 to be a product in handling in a fabricating process, however, from an aspect of versatility, it is preferably an insulated substrate or a copper foil clad laminate used in general multi-layer wiring substrate fabrication.
- the metal foil B 6 on which the wiring pattern is not formed is arranged on the support substrate 4 .
- the fact that the wiring pattern is not formed means that the wiring pattern is not formed by etching or the like.
- the metal foil B 6 it is preferable from a point of the versatility to use copper foil used in multi-layer wiring substrate fabrication.
- the metal foil B 6 is in a state of the metal foil on which the wiring pattern is not formed as it is, and the wiring pattern is not formed including the wiring pattern to be the alignment mark. In this way, since the wiring pattern is not formed on the metal foil B 6 , it can be used even in the coreless method of arranging the metal foil B 6 on which the wiring pattern is not formed on the support substrate 4 .
- the insulating layer B 7 is arranged on the metal foil B 6 .
- a resin film such as an epoxy resin or a polyimide resin or a prepreg in which a resin such as the epoxy resin or a phenol resin is impregnated and cured in a glass base material such as glass cloth or glass non-woven fabric can be used.
- the metal foil C 8 on which the wiring pattern is not formed is arranged on the insulating layer B 7 .
- the metal foil C 8 is in the state that the wiring pattern is not formed, and the wiring pattern is not formed including the wiring pattern to be the alignment mark. In this way, since the wiring pattern is not formed on the metal foil C, the direct laser method is applicable.
- the non-through holes 26 a for the product and the non-through holes 26 b for the alignment mark that penetrate the metal foil C 8 and the insulating layer B 7 and reach the metal foil B 6 are formed.
- the non-through holes 26 a for the product and the non-through holes 26 b for the alignment mark are formed by the same position reference by being processed by one laser processing step.
- the non-through holes that penetrate the metal foil C 8 and the insulating layer B 7 and reach the metal foil B 6 can be formed by directly processing the metal foil C 8 using the direct laser method.
- the alignment mark 28 of the dot pattern in which the non-through holes 26 b for the alignment mark are filled by the plating 27 and gathered and arranged in the individually independent state is provided.
- the non-through holes 26 b for the alignment mark are filled by the plating 27 .
- contrast is easily formed in the case of reading the alignment mark 28 by an X-ray observation device.
- dots are in the individually independent state and the dots are not continuously connected, a gap is secured between the dot and the dot, so that the adjacent dot is formed avoiding a part where a surface roughened shape is lost on the metal foil C 8 near the dot by the laser processing, and the dot pattern can be formed while maintaining the processability of a laser.
- the individually independent state means that the adjacent non-through holes 26 b for the alignment mark are arranged in the state of not overlapping with each other in a planar view, and it is not needed to be electrically independent. Further, since it is the alignment mark of the dot pattern, even the dots can be recognized as a pattern. Therefore, since the readability of the alignment mark can be secured, the position accuracy of the non-through holes and the wiring pattern in the case of the direct laser method can be secured.
- the alignment mark 28 is the dot pattern in which the non-through holes 26 b for the alignment mark are gathered and arranged in a multiple ring shape in the individually independent state.
- surface treatment for making it easy to absorb a laser beam is performed in order to improve laser processability, however, the surface treatment (roughening treatment or the like) tends to be lost by melting or the like of the metal foil C 8 near a part where the laser processing is performed, and since it becomes hard to absorb the laser beam, formation of the dots by the laser processing sometimes becomes incomplete.
- the alignment mark 28 is the dot pattern gathered and arranged in the multiple ring shape, even if the dot pattern formed by the laser processing is partially missing, a missing part can be corrected using the other part, and influence of position accuracy decline due to missing of the dots can be suppressed.
- the support substrate 4 includes the insulating layer A 2 and the metal foil A 3
- the layered body 9 includes the metal foil B 6 which is arranged directly on the metal foil A 3 and is one size smaller than the metal foil A 3 , the insulating layer B 7 which is one size larger than the metal foil B 6 , the metal foil C 8 which is arranged on the insulating layer B 7 , and the non-through holes 26 a for the product and the non-through holes 26 b for the alignment mark that penetrate the metal foil C 8 and the insulating layer B 7 and reach the metal foil B 6 .
- the metal foil B 6 is not bonded with the metal foil A 3 of the support substrate 4 , and is fixed to the support substrate 4 by bonding the insulating layer B 7 that is one size larger and the metal foil A 3 and sealing the metal foil B 6 . Therefore, just by cutting and removing a part where the insulating layer B and the metal foil A 3 are bonded on the outer periphery of the metal foil B 6 , the support substrate 4 and the layered body 9 can be easily separated so that the coreless method using the direct laser method becomes easy.
- the metal foil clad laminate 4 in which composite metal foil having two or more layers of metal foil stacked together in a physically peelable manner is stuck, instead of the metal foil A 3 and the metal foil B 6 in FIG. 1 , to both surfaces of the insulating layer A 2 made of the glass epoxy may be used.
- the composite metal foil like this include so-called copper foil with carrier copper foil (or peelable copper foil) including the carrier copper foil to be a support layer and ultrathin copper foil used generally for formation of the wiring pattern.
- the copper foil with a thickness of about 9-70 ⁇ m is generally used as the carrier foil, and the copper foil with the thickness of about 1-9 ⁇ m is used as the ultrathin copper foil.
- the carrier copper foil side of the composite metal foil is stuck to the insulating layer A 2 .
- the carrier copper foil corresponds to the metal foil A 3 and the ultrathin copper foil corresponds to the metal foil B 6 . Therefore, the need of the metal foil B 6 is eliminated. Also, by performing peeling between the carrier copper foil and the ultrathin copper foil of the composite metal foil, the layered body 9 and the support substrate 4 of the layered body 29 with the support substrate can be separated.
- FIG. 1 to FIG. 3 A method for fabricating the layered body with the support substrate in the present embodiment will be described below using FIG. 1 to FIG. 3 .
- the method for fabricating the layered body 29 with the support substrate in the present embodiment comprises a step (a) of piling up, on the metal foil A 3 of the support substrate 4 , the metal foil B 6 one size smaller than the metal foil A 3 , the insulating layer B 7 one size larger than the metal foil B 6 , and the metal foil C 8 in this order, and heating, pressurizing, laminating and integrating them ( FIG.
- the non-through holes 26 a for the product and the non-through holes 26 b for the alignment mark of the dot pattern from the metal foil C 8 to the metal foil B 6 are formed and the plating 27 is filled, the readability of the alignment mark 28 can be secured, and even in the case of applying the direct laser method, the position accuracy of the non-through holes and the wiring pattern can be secured.
- a method for fabricating a multi-layer wiring substrate in the present embodiment will be described below using FIG. 1 to FIG. 11 .
- the method for fabricating a multi-layer wiring substrate 1 in the present embodiment comprises, after the step (c) in the above-described method for fabricating the layered body 29 with the support substrate ( FIG. 3 ), a step (d) of separating the support substrate 4 and the layered body 9 ( FIG. 4 ), a step (e) of forming a guide hole 24 for positioning of the wiring pattern with the non-through holes 26 b for the alignment mark of the dot pattern filled with the plating 27 on the separated layered body 9 as the reference ( FIG. 5 ), a step (f) of forming etching resist 25 with the guide hole 24 as the reference ( FIG.
- the guide hole 24 to be the reference of the wiring pattern formation is formed with the non-through holes 26 b for the alignment mark of the dot pattern filled with the plating 27 of the separated layered body 9 as the reference, even in the case of applying the direct laser method, the position accuracy of the non-through holes (here, the non-through holes 26 a for the product, the non-through holes 26 b for the alignment mark) and the wiring pattern (here, a wiring pattern C 11 ) can be secured.
- FIG. 1 to FIG. 12 Examples of the present invention will be described hereinafter using FIG. 1 to FIG. 12 , however, the present invention is not limited to the examples.
- a copper foil clad laminate (the metal foil clad laminate 4 ) in which copper foil A 3 with a thickness of 12 ⁇ m was stuck to a glass epoxy material (the insulating layer A 2 ) was prepared.
- a glossy surface of copper foil B 6 which was one size smaller than the copper foil A 3 of the copper foil clad laminate 4 , was arranged so as to face the copper foil A 3 of the copper foil clad laminate 4 .
- a prepreg and copper foil C 8 on the outer side were configured, and were laminated by vacuum hot press, and a laminate 29 with the support substrate was formed.
- the laser processing by the direct laser method was performed using a carbon dioxide laser processing apparatus from a surface side of the copper foil C 8 to which roughening treatment was performed, and the non-through holes 26 a for the product and the non-through holes 26 b for the alignment mark that penetrate the copper foil C 8 and the insulating layer B 7 and reach the copper foil B 6 were formed.
- the diameter of the thus formed non-through holes 26 a and 26 b was 80 ⁇ m, and the depth of the hole (the thickness of the insulating layer B 7 ) was 20-70 ⁇ m. Also, as illustrated in FIG.
- the non-through holes 26 b for the alignment mark formed the alignment mark 28 of the dot pattern gathered and arranged in a triple ring shape in the individually independent state.
- An outer periphery of the triple ring of the dot pattern was 3250 ⁇ m, its inner periphery was 2750 ⁇ m, and the individual dots were formed at a pitch of 120-140 ⁇ m and had a gap of 40-60 ⁇ m.
- etching was performed for about 2 ⁇ m from the surface side of the copper foil C 8 , and processing residue and the roughened shape of the copper foil C 8 that remained on the surface of the copper foil C 8 were removed.
- the alignment mark 28 of the dot pattern gathered and arranged in the triple ring shape was used as a reference, and the pattern was read and its center was drilled by a drill machine with an X-ray observation device to form the guide hole 24 , as illustrated in FIG. 5 .
- etching resist was formed on both surfaces (the surface of the plating 27 on the copper foil C 8 and the surface of the copper foil B 6 ) of the layered body 9 . Positioning when exposing the etching resist was performed with the guide hole 24 as the reference.
- a wiring pattern B 16 and the wiring pattern C 11 having a predetermined wiring pattern were formed by an etching method.
- the prepreg as an insulating layer C 12 , and ultrathin copper foil with a carrier in which carrier copper foil (not shown in the figure) with the thickness of 18 ⁇ m was stuck to ultrathin copper foil D 13 with the thickness of 5 ⁇ m on the outer side were configured so that the roughened surface of the ultrathin copper foil D 13 of 5 ⁇ m was bonded with the insulating layer C 12 , and were laminated by vacuum hot press, the carrier copper foil (not shown in the figure) of 18 ⁇ m was peeled, and thus the layered body 9 was formed.
- the layered body 9 was provided with a hole (not shown in the figure) for the interlayer connection, an interlayer connection CD 14 interlayer-connecting the copper foil D 13 and the wiring pattern C 11 was formed by filled plating, and then, the wiring pattern of a wiring pattern D 17 was formed by the etching method.
- the prepreg as an insulating layer D 18 , and ultrathin copper foil with a carrier in which carrier copper foil (not shown in the figure) with the thickness of 18 ⁇ m was stuck to ultrathin copper foil E 19 with the thickness of 5 ⁇ m on the outer side were configured so that the roughened surface of the ultrathin copper foil E 19 of 5 ⁇ m was bonded with the insulating layer D 18 , and were laminated by vacuum hot press, the carrier copper foil (not shown in the figure) of 18 ⁇ m was peeled, and thus the layered body 9 was formed.
- the layered body 9 was provided with the hole for the interlayer connection, an interlayer connection DE 20 interlayer-connecting the copper foil E 19 and the wiring pattern D 17 was formed by filled plating, and then, the wiring pattern of a wiring pattern E 22 was formed by the etching method.
- the multi-layer wiring substrate 1 was obtained.
- the layered body with the support substrate, a method for fabricating the same, and a method for fabricating a multi-layer wiring substrate of the present invention are industrially effective since the position accuracy of the non-through holes and the wiring pattern by the direct laser method is excellent and the direct laser method is applicable even in the coreless method.
Abstract
Description
- 1: Multi-layer wiring substrate
- 2: Insulating layer A
- 3: Metal foil A or copper foil A
- 4: Support substrate or metal foil clad laminate or copper foil clad laminate
- 6: Metal foil B or copper foil B
- 7: Insulating layer B
- 8: Metal foil C or copper foil C
- 9: Layered body
- 10: Interlayer connection BC
- 11: Wiring pattern C
- 12: Insulating layer C
- 13: Metal foil D or copper foil D
- 14: Interlayer connection CD
- 15 a: Cutting position (when separating support substrate and layered body respectively at separating position)
- 15 b: Cutting position (when removing area where alignment mark is formed)
- 16: Wiring pattern B
- 17: Wiring pattern D
- 18: Insulating layer D
- 19: Metal foil E or copper foil E
- 20: Interlayer connection DE
- 21: Interlayer connection BE
- 22: Wiring pattern E
- 23: Separating position
- 24: Guide hole
- 25: Etching resist
- 26: Non-through hole
- 26 a: Non-through hole for product
- 26 b: Non-through hole for alignment mark
- 27: Plating
- 28: Alignment mark
- 29: Layered body with support substrate
- 30: Opening (window hole)
Claims (10)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012-287777 | 2012-12-28 | ||
JP2012287777 | 2012-12-28 | ||
PCT/JP2013/085185 WO2014104328A1 (en) | 2012-12-28 | 2013-12-27 | Layered body with support substrate, method for fabricating same, and method for fabricating multi-layer wiring substrate |
Publications (2)
Publication Number | Publication Date |
---|---|
US20160198564A1 US20160198564A1 (en) | 2016-07-07 |
US9554456B2 true US9554456B2 (en) | 2017-01-24 |
Family
ID=51021392
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/655,472 Active 2034-01-13 US9554456B2 (en) | 2012-12-28 | 2013-12-27 | Layered body with support substrate, method for fabricating same, and method for fabricating multi-layer wiring substrate |
Country Status (3)
Country | Link |
---|---|
US (1) | US9554456B2 (en) |
CN (1) | CN104885581B (en) |
WO (1) | WO2014104328A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20190178748A1 (en) * | 2015-07-09 | 2019-06-13 | Hyundai Motor Company | Apparatus and method for detecting leakage in hydrogen tank of hydrogen fuel cell vehicle |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105764272B (en) * | 2016-03-25 | 2018-12-18 | 柏承科技(昆山)股份有限公司 | HDI plate concentration degree returns contraposition manufacturing method |
JP7095224B2 (en) * | 2017-03-28 | 2022-07-05 | 昭和電工マテリアルズ株式会社 | A prepreg for a coreless substrate, a method and an apparatus for manufacturing a prepreg for a coreless substrate, and a coreless substrate and a manufacturing method thereof. |
JP6935268B2 (en) * | 2017-08-09 | 2021-09-15 | 日本メクトロン株式会社 | Manufacturing method of multi-layer printed wiring board and multi-layer printed wiring board |
CN108650795B (en) * | 2018-06-13 | 2019-12-24 | 广州兴森快捷电路科技有限公司 | Coding method and processing method of packaging substrate and packaging substrate |
CN109511215A (en) * | 2018-11-27 | 2019-03-22 | 萨康电子(上海)有限公司 | PCB through hole type optical point shapes processing method |
CN111834232B (en) * | 2020-06-12 | 2021-04-09 | 珠海越亚半导体股份有限公司 | Transfer carrier plate without characteristic layer structure and manufacturing method thereof |
CN111800945B (en) * | 2020-06-24 | 2021-06-08 | 珠海越亚半导体股份有限公司 | Temporary bearing plate and method for manufacturing coreless substrate by using same |
JP2022047385A (en) * | 2020-09-11 | 2022-03-24 | キオクシア株式会社 | Printed wiring board and memory system |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000323613A (en) | 1999-03-11 | 2000-11-24 | Shinko Electric Ind Co Ltd | Multilayer substrate for semiconductor device and manufacture thereof |
JP2001022098A (en) | 1999-07-08 | 2001-01-26 | Adtec Engineeng Co Ltd | Alignment device, substrate to be exposed and alignment mark in aligner |
JP2002033584A (en) | 2000-07-17 | 2002-01-31 | Toppan Printing Co Ltd | Manufacturing method for multilayer printed-wiring board |
US20020053465A1 (en) * | 2000-09-18 | 2002-05-09 | Matsushita Electric Inductrial Co., Ltd. | Circuit board electrically insulating material, circuit board and method for manufacturing the same |
US20030012004A1 (en) * | 2001-07-10 | 2003-01-16 | Nippon Avionics Co., Ltd. | Printed wiring board having non-through lead mounting hole and manufacturing method of the same |
JP2004356219A (en) | 2003-05-27 | 2004-12-16 | Shinko Electric Ind Co Ltd | Wiring board and its manufacturing method |
JP2005236067A (en) | 2004-02-20 | 2005-09-02 | Dainippon Printing Co Ltd | Wiring substrate, its manufacturing method and semiconductor package |
JP2008218804A (en) | 2007-03-06 | 2008-09-18 | Hitachi Aic Inc | Wiring board |
JP2009094191A (en) | 2007-10-05 | 2009-04-30 | Ube Ind Ltd | Manufacturing method of multilayer wiring board |
JP2009239105A (en) | 2008-03-27 | 2009-10-15 | Toppan Printing Co Ltd | Method of manufacturing multilayer circuit board |
JP4669908B2 (en) | 2010-07-12 | 2011-04-13 | 新光電気工業株式会社 | Multilayer wiring board |
JP2011129563A (en) | 2009-12-15 | 2011-06-30 | Hitachi Chem Co Ltd | Multilayer wiring board, and method of manufacturing the same |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5496445B2 (en) * | 2007-06-08 | 2014-05-21 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
-
2013
- 2013-12-27 CN CN201380067994.2A patent/CN104885581B/en active Active
- 2013-12-27 WO PCT/JP2013/085185 patent/WO2014104328A1/en active Application Filing
- 2013-12-27 US US14/655,472 patent/US9554456B2/en active Active
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000323613A (en) | 1999-03-11 | 2000-11-24 | Shinko Electric Ind Co Ltd | Multilayer substrate for semiconductor device and manufacture thereof |
JP2001022098A (en) | 1999-07-08 | 2001-01-26 | Adtec Engineeng Co Ltd | Alignment device, substrate to be exposed and alignment mark in aligner |
JP2002033584A (en) | 2000-07-17 | 2002-01-31 | Toppan Printing Co Ltd | Manufacturing method for multilayer printed-wiring board |
US20020053465A1 (en) * | 2000-09-18 | 2002-05-09 | Matsushita Electric Inductrial Co., Ltd. | Circuit board electrically insulating material, circuit board and method for manufacturing the same |
US20030012004A1 (en) * | 2001-07-10 | 2003-01-16 | Nippon Avionics Co., Ltd. | Printed wiring board having non-through lead mounting hole and manufacturing method of the same |
JP2004356219A (en) | 2003-05-27 | 2004-12-16 | Shinko Electric Ind Co Ltd | Wiring board and its manufacturing method |
JP2005236067A (en) | 2004-02-20 | 2005-09-02 | Dainippon Printing Co Ltd | Wiring substrate, its manufacturing method and semiconductor package |
JP2008218804A (en) | 2007-03-06 | 2008-09-18 | Hitachi Aic Inc | Wiring board |
JP2009094191A (en) | 2007-10-05 | 2009-04-30 | Ube Ind Ltd | Manufacturing method of multilayer wiring board |
JP2009239105A (en) | 2008-03-27 | 2009-10-15 | Toppan Printing Co Ltd | Method of manufacturing multilayer circuit board |
JP2011129563A (en) | 2009-12-15 | 2011-06-30 | Hitachi Chem Co Ltd | Multilayer wiring board, and method of manufacturing the same |
JP4669908B2 (en) | 2010-07-12 | 2011-04-13 | 新光電気工業株式会社 | Multilayer wiring board |
Non-Patent Citations (1)
Title |
---|
International Search Report date of mailing Feb. 10, 2014 for PCT/JP2013/085185 (2pgs). |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20190178748A1 (en) * | 2015-07-09 | 2019-06-13 | Hyundai Motor Company | Apparatus and method for detecting leakage in hydrogen tank of hydrogen fuel cell vehicle |
US10598564B2 (en) * | 2015-07-09 | 2020-03-24 | Hyundai Motor Company | Apparatus and method for detecting leakage in hydrogen tank of hydrogen fuel cell vehicle |
Also Published As
Publication number | Publication date |
---|---|
WO2014104328A1 (en) | 2014-07-03 |
CN104885581A (en) | 2015-09-02 |
US20160198564A1 (en) | 2016-07-07 |
CN104885581B (en) | 2018-04-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9554456B2 (en) | Layered body with support substrate, method for fabricating same, and method for fabricating multi-layer wiring substrate | |
US8580066B2 (en) | Method for manufacturing multilayer wiring substrate | |
KR101329896B1 (en) | Multilayer Wiring Substrate, and Method of Manufacturing the Same | |
US10566257B2 (en) | Method for manufacturing wiring board | |
US10477682B2 (en) | Printed wiring board and method for manufacturing the same | |
KR101281410B1 (en) | Multilayer Wiring Substrate | |
JP6208449B2 (en) | Manufacturing method of multilayer wiring board | |
JP5464760B2 (en) | Multilayer circuit board manufacturing method | |
KR20070081422A (en) | Method of manufacturing a wiring substrate | |
JP2011199077A (en) | Method of manufacturing multilayer wiring board | |
US20180033732A1 (en) | Wiring board | |
JP6036837B2 (en) | Multilayer wiring board and method for manufacturing multilayer wiring board | |
JP2014086651A (en) | Printed wiring board and manufacturing method for printed wiring board | |
KR101125356B1 (en) | The printed circuit board and the method for manufacturing the same | |
US20130220691A1 (en) | Multilayer wiring substrate and method of manufacturing the same | |
TW201347639A (en) | Method of manufacturing multilayer wiring substrate | |
TWI459879B (en) | Method for manufacturing multilayer flexible printed wiring board | |
KR101229967B1 (en) | Multilayer circuit board having cable portion and method for manufacturing same | |
JP6332665B2 (en) | Manufacturing method of multilayer wiring board | |
JP2017228724A (en) | Method for manufacturing printed-wiring board, method for manufacturing electronic device, printed-wiring board, and electronic device | |
JP5302927B2 (en) | Manufacturing method of multilayer wiring board | |
JP2012204749A (en) | Rigid flexible printed wiring board and method of manufacturing the same | |
JP2013239677A (en) | Wiring substrate manufacturing method | |
JP2012234937A (en) | Rigid flexible printed circuit board and manufacturing method therefor | |
JP2019121766A (en) | Printed wiring board and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HITACHI CHEMICAL COMPANY, LTD, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HATAZAWA, HIROKI;REEL/FRAME:036883/0332 Effective date: 20150707 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: SHOWA DENKO MATERIALS CO., LTD., JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:HITACHI CHEMICAL COMPANY, LTD.;REEL/FRAME:059355/0743 Effective date: 20201001 |
|
AS | Assignment |
Owner name: LINCSTECH CO., LTD., JAPAN Free format text: DEMERGER;ASSIGNOR:SHOWA DENKO MATERIALS CO., LTD.;REEL/FRAME:060281/0643 Effective date: 20211001 |
|
AS | Assignment |
Owner name: LINCSTECH CO., LTD., JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:PTCJ-S HOLDINGS, CO., LTD.;REEL/FRAME:062585/0300 Effective date: 20221001 Owner name: PTCJ-S HOLDINGS, CO., LTD., JAPAN Free format text: MERGER;ASSIGNOR:LINCSTECH CO., LTD.;REEL/FRAME:062585/0259 Effective date: 20221001 |