US8034659B2 - Production method of semiconductor device and bonding film - Google Patents
Production method of semiconductor device and bonding film Download PDFInfo
- Publication number
- US8034659B2 US8034659B2 US12/306,285 US30628507A US8034659B2 US 8034659 B2 US8034659 B2 US 8034659B2 US 30628507 A US30628507 A US 30628507A US 8034659 B2 US8034659 B2 US 8034659B2
- Authority
- US
- United States
- Prior art keywords
- semiconductor chip
- adhesive layer
- semiconductor
- semiconductor wafer
- circuit surface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 377
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 51
- 239000012790 adhesive layer Substances 0.000 claims abstract description 158
- 239000000758 substrate Substances 0.000 claims abstract description 101
- 238000005520 cutting process Methods 0.000 claims abstract description 68
- 239000002313 adhesive film Substances 0.000 claims abstract description 30
- 229920005989 resin Polymers 0.000 claims description 56
- 239000011347 resin Substances 0.000 claims description 56
- 238000010438 heat treatment Methods 0.000 claims description 16
- 239000000945 filler Substances 0.000 claims description 11
- 239000003795 chemical substances by application Substances 0.000 claims description 9
- 239000011342 resin composition Substances 0.000 claims description 9
- 230000004044 response Effects 0.000 claims description 8
- 229920005992 thermoplastic resin Polymers 0.000 claims description 7
- 229920001187 thermosetting polymer Polymers 0.000 claims description 7
- 238000005498 polishing Methods 0.000 claims description 3
- 238000000034 method Methods 0.000 abstract description 73
- 239000000853 adhesive Substances 0.000 abstract description 39
- 230000001070 adhesive effect Effects 0.000 abstract description 39
- 235000012431 wafers Nutrition 0.000 description 120
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 28
- 229910052737 gold Inorganic materials 0.000 description 22
- 239000010931 gold Substances 0.000 description 22
- 229910000679 solder Inorganic materials 0.000 description 21
- 239000010408 film Substances 0.000 description 20
- 239000000463 material Substances 0.000 description 20
- 238000007747 plating Methods 0.000 description 16
- 238000001723 curing Methods 0.000 description 14
- 230000008569 process Effects 0.000 description 13
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 12
- 238000010030 laminating Methods 0.000 description 9
- 239000007788 liquid Substances 0.000 description 9
- 239000000523 sample Substances 0.000 description 9
- WYURNTSHIVDZCO-UHFFFAOYSA-N Tetrahydrofuran Chemical compound C1CCOC1 WYURNTSHIVDZCO-UHFFFAOYSA-N 0.000 description 8
- 238000011156 evaluation Methods 0.000 description 7
- 238000004806 packaging method and process Methods 0.000 description 7
- 239000002245 particle Substances 0.000 description 7
- 230000000694 effects Effects 0.000 description 6
- 239000003822 epoxy resin Substances 0.000 description 6
- 229910052751 metal Inorganic materials 0.000 description 6
- 239000002184 metal Substances 0.000 description 6
- 229910052759 nickel Inorganic materials 0.000 description 6
- 229920000647 polyepoxide Polymers 0.000 description 6
- 238000001179 sorption measurement Methods 0.000 description 6
- 229910052782 aluminium Inorganic materials 0.000 description 5
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 5
- 238000005259 measurement Methods 0.000 description 5
- 238000002156 mixing Methods 0.000 description 5
- 238000003825 pressing Methods 0.000 description 5
- 238000007789 sealing Methods 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 229920001577 copolymer Polymers 0.000 description 4
- 230000004907 flux Effects 0.000 description 4
- 238000002791 soaking Methods 0.000 description 4
- 239000000126 substance Substances 0.000 description 4
- YLQBMQCUIZJEEH-UHFFFAOYSA-N tetrahydrofuran Natural products C=1C=COC=1 YLQBMQCUIZJEEH-UHFFFAOYSA-N 0.000 description 4
- 239000002966 varnish Substances 0.000 description 4
- XEKOWRVHYACXOJ-UHFFFAOYSA-N Ethyl acetate Chemical compound CCOC(C)=O XEKOWRVHYACXOJ-UHFFFAOYSA-N 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- YXFVVABEGXRONW-UHFFFAOYSA-N Toluene Chemical compound CC1=CC=CC=C1 YXFVVABEGXRONW-UHFFFAOYSA-N 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 3
- 238000011109 contamination Methods 0.000 description 3
- 238000001816 cooling Methods 0.000 description 3
- 230000001351 cycling effect Effects 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 238000000227 grinding Methods 0.000 description 3
- 239000010410 layer Substances 0.000 description 3
- 239000000203 mixture Substances 0.000 description 3
- 229920001721 polyimide Polymers 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 238000012360 testing method Methods 0.000 description 3
- 239000004925 Acrylic resin Substances 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 241001050985 Disco Species 0.000 description 2
- 229920000459 Nitrile rubber Polymers 0.000 description 2
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 2
- 239000004962 Polyamide-imide Substances 0.000 description 2
- PPBRXRYQALVLMV-UHFFFAOYSA-N Styrene Chemical compound C=CC1=CC=CC=C1 PPBRXRYQALVLMV-UHFFFAOYSA-N 0.000 description 2
- 238000003848 UV Light-Curing Methods 0.000 description 2
- 229920000800 acrylic rubber Polymers 0.000 description 2
- 229910045601 alloy Inorganic materials 0.000 description 2
- 239000000956 alloy Substances 0.000 description 2
- 230000000052 comparative effect Effects 0.000 description 2
- 230000008602 contraction Effects 0.000 description 2
- 230000010485 coping Effects 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- KPUWHANPEXNPJT-UHFFFAOYSA-N disiloxane Chemical class [SiH3]O[SiH3] KPUWHANPEXNPJT-UHFFFAOYSA-N 0.000 description 2
- 125000003700 epoxy group Chemical group 0.000 description 2
- 238000011049 filling Methods 0.000 description 2
- 239000011521 glass Substances 0.000 description 2
- 230000001678 irradiating effect Effects 0.000 description 2
- 229920002037 poly(vinyl butyral) polymer Polymers 0.000 description 2
- 229920000058 polyacrylate Polymers 0.000 description 2
- 229920006122 polyamide resin Polymers 0.000 description 2
- 229920002312 polyamide-imide Polymers 0.000 description 2
- 239000009719 polyimide resin Substances 0.000 description 2
- GHMLBKRAJCXXBS-UHFFFAOYSA-N resorcinol Chemical compound OC1=CC=CC(O)=C1 GHMLBKRAJCXXBS-UHFFFAOYSA-N 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 229920003048 styrene butadiene rubber Polymers 0.000 description 2
- 238000009281 ultraviolet germicidal irradiation Methods 0.000 description 2
- JYEUMXHLPRZUAT-UHFFFAOYSA-N 1,2,3-triazine Chemical compound C1=CN=NN=C1 JYEUMXHLPRZUAT-UHFFFAOYSA-N 0.000 description 1
- XQUPVDVFXZDTLT-UHFFFAOYSA-N 1-[4-[[4-(2,5-dioxopyrrol-1-yl)phenyl]methyl]phenyl]pyrrole-2,5-dione Chemical compound O=C1C=CC(=O)N1C(C=C1)=CC=C1CC1=CC=C(N2C(C=CC2=O)=O)C=C1 XQUPVDVFXZDTLT-UHFFFAOYSA-N 0.000 description 1
- GZVHEAJQGPRDLQ-UHFFFAOYSA-N 6-phenyl-1,3,5-triazine-2,4-diamine Chemical compound NC1=NC(N)=NC(C=2C=CC=CC=2)=N1 GZVHEAJQGPRDLQ-UHFFFAOYSA-N 0.000 description 1
- 229920002799 BoPET Polymers 0.000 description 1
- 229920001651 Cyanoacrylate Polymers 0.000 description 1
- 239000004641 Diallyl-phthalate Substances 0.000 description 1
- 239000004640 Melamine resin Substances 0.000 description 1
- 229920000877 Melamine resin Polymers 0.000 description 1
- MWCLLHOVUTZFKS-UHFFFAOYSA-N Methyl cyanoacrylate Chemical compound COC(=O)C(=C)C#N MWCLLHOVUTZFKS-UHFFFAOYSA-N 0.000 description 1
- CTQNGGLPUBDAKN-UHFFFAOYSA-N O-Xylene Chemical compound CC1=CC=CC=C1C CTQNGGLPUBDAKN-UHFFFAOYSA-N 0.000 description 1
- 239000005062 Polybutadiene Substances 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 239000004721 Polyphenylene oxide Substances 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 1
- 239000002174 Styrene-butadiene Substances 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 229920001807 Urea-formaldehyde Polymers 0.000 description 1
- 239000000654 additive Substances 0.000 description 1
- 230000000996 additive effect Effects 0.000 description 1
- 239000002390 adhesive tape Substances 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- QUDWYFHPNIMBFC-UHFFFAOYSA-N bis(prop-2-enyl) benzene-1,2-dicarboxylate Chemical compound C=CCOC(=O)C1=CC=CC=C1C(=O)OCC=C QUDWYFHPNIMBFC-UHFFFAOYSA-N 0.000 description 1
- 229910052797 bismuth Inorganic materials 0.000 description 1
- JCXGWMGPZLAOME-UHFFFAOYSA-N bismuth atom Chemical compound [Bi] JCXGWMGPZLAOME-UHFFFAOYSA-N 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 238000007664 blowing Methods 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 239000007822 coupling agent Substances 0.000 description 1
- 239000013039 cover film Substances 0.000 description 1
- 238000002788 crimping Methods 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000001035 drying Methods 0.000 description 1
- 239000012776 electronic material Substances 0.000 description 1
- 230000001747 exhibiting effect Effects 0.000 description 1
- 239000007849 furan resin Substances 0.000 description 1
- VOZRXNHHFUQHIL-UHFFFAOYSA-N glycidyl methacrylate Chemical compound CC(=C)C(=O)OCC1CO1 VOZRXNHHFUQHIL-UHFFFAOYSA-N 0.000 description 1
- LNEPOXFFQSENCJ-UHFFFAOYSA-N haloperidol Chemical compound C1CC(O)(C=2C=CC(Cl)=CC=2)CCN1CCCC(=O)C1=CC=C(F)C=C1 LNEPOXFFQSENCJ-UHFFFAOYSA-N 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- AMGQUBHHOARCQH-UHFFFAOYSA-N indium;oxotin Chemical compound [In].[Sn]=O AMGQUBHHOARCQH-UHFFFAOYSA-N 0.000 description 1
- 239000000155 melt Substances 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 239000011859 microparticle Substances 0.000 description 1
- 239000012046 mixed solvent Substances 0.000 description 1
- 239000013307 optical fiber Substances 0.000 description 1
- -1 or the like Chemical compound 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000012858 packaging process Methods 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 239000012071 phase Substances 0.000 description 1
- 239000005011 phenolic resin Substances 0.000 description 1
- 239000013034 phenoxy resin Substances 0.000 description 1
- 229920006287 phenoxy resin Polymers 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 229920003023 plastic Polymers 0.000 description 1
- 229920003192 poly(bis maleimide) Polymers 0.000 description 1
- 229920001230 polyarylate Polymers 0.000 description 1
- 229920002857 polybutadiene Polymers 0.000 description 1
- 229920001225 polyester resin Polymers 0.000 description 1
- 239000004645 polyester resin Substances 0.000 description 1
- 229920000570 polyether Polymers 0.000 description 1
- 229920000139 polyethylene terephthalate Polymers 0.000 description 1
- 229920001228 polyisocyanate Polymers 0.000 description 1
- 239000005056 polyisocyanate Substances 0.000 description 1
- 229920001296 polysiloxane Polymers 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 238000004321 preservation Methods 0.000 description 1
- 239000002994 raw material Substances 0.000 description 1
- 230000009257 reactivity Effects 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229920002050 silicone resin Polymers 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 239000004332 silver Substances 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 239000007790 solid phase Substances 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 229910052718 tin Inorganic materials 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229920006337 unsaturated polyester resin Polymers 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
- 239000011800 void material Substances 0.000 description 1
- 238000005406 washing Methods 0.000 description 1
- 239000008096 xylene Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67092—Apparatus for mechanical treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/27—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/75—Apparatus for connecting with bump connectors or layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/90—Methods for connecting semiconductor or solid state bodies using means for bonding not being attached to, or not being formed on, the body surface to be connected, e.g. pressure contacts using springs or clips
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/6834—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to protect an active side of a device or wafer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54426—Marks applied to semiconductor devices or parts for alignment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/731—Location prior to the connecting process
- H01L2224/73101—Location prior to the connecting process on the same surface
- H01L2224/73103—Bump and layer connectors
- H01L2224/73104—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8112—Aligning
- H01L2224/81121—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81193—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/812—Applying energy for connecting
- H01L2224/81201—Compression bonding
- H01L2224/81205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83191—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83885—Combinations of two or more hardening methods provided for in at least two different groups from H01L2224/83855 - H01L2224/8388, e.g. for hybrid thermoplastic-thermosetting adhesives
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01041—Niobium [Nb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01045—Rhodium [Rh]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01049—Indium [In]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01052—Tellurium [Te]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01058—Cerium [Ce]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01077—Iridium [Ir]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/0665—Epoxy resin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
- H01L2924/07811—Extrinsic, i.e. with electrical conductive fillers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15788—Glasses, e.g. amorphous oxides, nitrides or fluorides
Definitions
- the present invention relates to a method of manufacturing semiconductor devices, and to adhesive films.
- a flip chip bonding method As the method of bonding a semiconductor chip to a substrate, a flip chip bonding method is known.
- a semiconductor chip is arranged with the circuit surface thereof facing the substrate side.
- the electrical connection is made by bonding a projection electrode called a bump formed in the circuit surface of the semiconductor chip to a terminal formed in the substrate.
- the flip chip bonding method is advantageous in miniaturizing and thinning the structure of a surface-mounted component.
- the flip chip bonding method is perceived to be advantageous in achieving high speed because the bonding distance is short.
- electronic apparatuses such as a mobile phone or a Personal Digital Assistant, and a memory card, an IC card, and the like, the number of surface-mounted components manufactured using the flip chip bonding method has been increasing.
- the types of bumps include a solder bump, a gold bump, a nickel bump, a conductive resin bump, and the like.
- a method of bonding via the solder bump and (2) a method of bonding via the bump, such as the gold bump, the nickel bump, or the conductive resin bump are described, respectively.
- C4 is applied in bonding a large-scale logic semiconductor chip having a large number of terminals.
- the solder bumps are arranged across the circuit surface of a semiconductor chip (area arrangement).
- C4 is performed as follows.
- the oxide film of a solder formed on the surface of a terminal formed in the circuit surface of a semiconductor chip is removed.
- a flux material that improves the wettability between the solder and a metal constituting a terminal formed in a substrate is applied onto the substrate.
- the semiconductor chip is pressed against the substrate after aligning the semiconductor chip with the substrate. Due to the adhesion of the flux, the semiconductor chip is temporarily placed on the substrate. Then, the substrate is provided in a reflow furnace and heated up to or beyond a temperature at which the solder melts.
- the terminal formed in the substrate and the solder are bonded by melting the solder bump.
- a liquid sealing resin called the underfill material is filled in the gap between the semiconductor chip and the substrate utilizing capillarity. Thereafter, the liquid sealing resin is cured to reinforce the bonding between the terminal and the solder.
- a method of filling the liquid sealing resin by utilizing capillarity is called a capillary flow method.
- the pitch between terminals is getting narrower.
- the diameter of the solder bump is getting smaller and the distance between the semiconductor chip and the substrate is also getting narrower.
- the filler content in the underfill material and the viscosity of the underfill material tend to increase. It takes a long time not only to cope with the narrowing pitch and the narrowing gap but to fill the high viscous underfill material using the capillary flow method.
- a method is under study, in which a resin to serve as the underfill material is applied to a substrate in advance before mounting a semiconductor chip on the substrate (a packaging method of preliminarily placing the underfill material on a substrate).
- This method is called a no-flow underfill method.
- resin compositions capable of exhibiting both the flux function and the underfill function by containing a flux component in a resin are under way (e.g., see non-Patent Document 1 and non-Patent Document 2).
- the number of terminals for connecting between a semiconductor chip and a substrate is on the order of 100 to 500 pins.
- the bump is often arranged in the outer periphery of the semiconductor chip (peripheral arrangement).
- the examples of this bonding method include (A) a method based on a soldered joint between a gold wire bump and a solder formed in a substrate, (B) a method (SBB method) of bonding via a conductive resin formed on the surface of a gold wire bump, called a stud bump bonding, (C) a direct bonding method of bonding by contact by directly pressing a gold wire bump against a substrate, (D) a method of bonding a stud bump that is leveled via conductive particles using an anisotropic conductive adhesive, a gold-plating bump, or a nickel-plating bump to a terminal formed in a substrate, and (E) an ultrasonic method of metallically bonding a bump to a terminal formed in a substrate by applying an ultrasonic wave.
- the capillary flow method in which a solder bonding, a connection by curing a conductive resin, and a solid-phase metal bonding by applying an ultrasonic wave are carried out, respectively and thereafter an underfill material is injected, filled, and cured.
- a packaging method of preliminarily placing an underfill material on a substrate has been studied for the purpose of coping with the narrowing pitch or narrowing gap and also for simplifying the packaging process, as with C4.
- the packaging method of preliminarily placing an underfill material on a substrate requires a step of applying a liquid resin to the substrate in advance or a step of applying a film-like resin onto the substrate in advance.
- a liquid resin is usually performed using a dispenser.
- the application from the dispenser is most often controlled by pressure.
- the discharge amount of the liquid resin will vary in accordance with the viscosity change of the liquid resin even under a constant pressure, it is difficult to keep the amount of application constant. Too small amount of application would cause a non-filled region in which the liquid resin is not filled. If the amount of application is too much, a protruding liquid resin might adhere to a member that crimps a semiconductor chip and a substrate, or might scatter to the adjacent spaces.
- the film-like resin larger than the size of the semiconductor chip needs to be applied to the substrate.
- the film-like resin matching the size of the semiconductor chip needs to be prepared, respectively. Under such technology trends, in recent years, there is a need for a method of efficiently obtaining a singulated semiconductor chip, upon which an adhesive layer matching the size of the semiconductor chip is adhered, and an efficient manufacture method of semiconductor devices using the same.
- non-Patent Document 3 a resin is applied to a semiconductor wafer in advance and thereafter the semiconductor wafer is singulated to obtain a semiconductor chip upon which an underfill material is adhered.
- the semiconductor chip in which solder bumps are formed is used. Some of the solder bumps are exposed from the underfill material. The self-alignment of the solder corrects the positional offset between the semiconductor chip and the substrate.
- the bonding is performed by applying an energy, such as by heating or applying an ultrasonic wave, while pressing the semiconductor chip against the substrate using a pressurizing head. For this reason, the self-alignment cannot be used.
- Patent Document 1 After applying a film-like adhesive to a semiconductor wafer, the semiconductor wafer is singulated by cutting. As a result, a semiconductor chip upon which the film-like adhesive has adhered is obtained.
- this method first, a layered product of semiconductor wafer/film-like adhesive/separator is fabricated. After cutting the layered product, a semiconductor chip upon which the film-like adhesive has adhered is obtained by peeling off the separator.
- Patent Document 2 discloses the method, in which with a tape bonded to the semiconductor wafer circuit surface, the rear surface of this semiconductor wafer circuit surface is ground and then this wafer is cut by dicing and is singulated, and then a chip upon which an adhesive layer has adhered is picked up.
- Non-Patent Document 3 does not disclose the singulation method. However, if singulation is performed using an ordinary dicing method, the adhesive (underfill material) coated surface will be contaminated and it is thus difficult to obtain an excellent adhesive strength.
- Patent Document 1 has a problem in that the film-like adhesive and the separator peel off in cutting the layered product, and as a result, the singulated semiconductor chip will scatter or spill out.
- Patent Document 2 does not disclose how to recognize the circuit pattern in the dicing step, and accordingly a singulated semiconductor chip upon which the adhesive layer is adhered cannot be obtained efficiently.
- this method is a problem in that since the dicing step is carried out after curing the adhesive tape by irradiation, the film-like adhesive and the separator peel off in cutting the layered product, and as a result, the singulated semiconductor chip will scatter or spill out.
- the present invention has been made in view of the above-described circumstances. It is an object of the present invention to provide a method of manufacturing semiconductor devices, the method being capable of efficiently obtained a singulated semiconductor chip upon which an adhesive is adhered and also capable of excellently bonding a semiconductor chip to a wiring substrate, and provide an adhesive film used in this method of manufacturing semiconductor devices.
- a method of manufacturing semiconductor devices of the present invention comprises the steps of: preparing a layered product in which a dicing tape, an adhesive layer, and a semiconductor wafer are stacked in this order so that a circuit surface of the semiconductor wafer may face the dicing tape side; recognizing a cutting position by recognizing the circuit pattern in the circuit surface from a surface opposite to the circuit surface of the semiconductor wafer; cutting at least the semiconductor wafer and the adhesive layer in the thickness direction of the layered product after recognizing the cutting position; fabricating a semiconductor chip, upon which the adhesive layer is adhered, by curing the dicing tape after the cutting step, and then peeling off the dicing tape and the adhesive layer; aligning a terminal in the circuit surface of the semiconductor chip, upon which the adhesive layer is adhered, with a wiring of a wiring substrate; and bonding the wiring substrate and the semiconductor chip via the adhesive layer so that the wiring of the wiring substrate and the terminal of the semiconductor chip may be electrically connected to each other.
- the cutting position is recognized by recognizing the circuit pattern in the circuit surface from the opposite surface (also referred to as the rear surface of the semiconductor wafer) of the circuit surface, and then the semiconductor wafer and the adhesive layer are cut, a pollution-free singulated semiconductor chip can be obtained.
- the semiconductor wafer is fixed using the dicing tape during cutting and then after cutting, the dicing tape is cured, a singulated semiconductor chip will neither scatter nor spill out to be lost. Therefore, according to the manufacture method of the present invention, a singulated semiconductor chip upon which an adhesive layer is adhered can be efficiently obtained, and also a semiconductor chip and a wiring substrate can be excellently connected to each other.
- the entire adhesive layer may be cut so as to cut off the adhesive layers, or the adhesive layer may be cut off so that an end portion on the circuit surface side in the adhesive layer may remain to such an extent that allows the subsequent singulation.
- the step of cutting at least the semiconductor wafer and the adhesive layer comprise a first step of cutting a part of the semiconductor wafer, and a second step of cutting a remainder of the semiconductor wafer and the adhesive layer.
- the circuit pattern is preferably recognized through the semiconductor wafer.
- a scribe line formed on the circuit surface can be usually used, and therefore, there is no need to carry out a processing for recognizing the circuit pattern to the surface opposite to the circuit surface of the semiconductor wafer.
- the circuit pattern is preferably recognized using an infrared camera.
- the cutting position can be recognized more accurately.
- the surface opposite to the circuit surface of the semiconductor wafer is preferably planarized by polishing.
- the diffuse reflection of infrared light in the surface opposite to the circuit surface of the semiconductor wafer can be suppressed. Accordingly, the cutting position can be recognized more accurately.
- the circuit surface of the semiconductor chip is preferably observed through the adhesive layer adhering to the semiconductor chip. In this case, the circuit surface can be observed even if the bump does not protrude from the adhesive layer.
- the circuit surface of the semiconductor chip be observed by emitting light to the adhesive layer from a direction inclined to the normal direction of the surface of the adhesive layer.
- the diffuse reflection of light in the surface of the adhesive layer can be suppressed.
- the terminal of the semiconductor chip can be aligned with the wiring of the wiring substrate more accurately.
- the circuit surface of the semiconductor chip is preferably observed using a camera having a polarizing filter.
- a camera having a polarizing filter an effect from light that diffusely reflected in the surface of the adhesive layer can be reduced. Accordingly, the terminal of the semiconductor chip can be aligned with the wiring of the wiring substrate more accurately.
- An adhesive film of the present invention bonds a semiconductor chip and a wiring substrate and electrically connects a wiring of the wiring substrate to a terminal of the semiconductor chip by being cured by pressurization and heating.
- This adhesive film is used in the method of manufacturing semiconductor devices of the present invention.
- This adhesive film comprises a resin composition containing a thermoplastic resin, a thermosetting resin, and a curing agent, and a filler.
- this adhesive film contains 20 to 100 parts by mass of the filler relative to 100 parts by mass of the resin composition.
- the method of manufacturing semiconductor devices of the present invention can be carried out suitably.
- the cutting position is recognized by recognizing a circuit pattern in the circuit surface from the surface opposite to the circuit surface of a semiconductor wafer, and therefore, a pollution-free singulated semiconductor chip can be obtained. Moreover, since the wafer is fixed using the dicing tape, the singulated semiconductor chip will neither scatter nor spill out to be lost and thus a method of manufacturing semiconductor devices and the adhesive film used in this method of manufacturing semiconductor devices are provided efficiently.
- FIG. 1 is a process chart schematically showing a method of manufacturing semiconductor devices according to a first embodiment.
- FIG. 2 is a process chart schematically showing the method of manufacturing semiconductor devices according to the first embodiment.
- FIG. 3 is a process chart schematically showing the method of manufacturing semiconductor devices according to the first embodiment.
- FIG. 4 is a process chart schematically showing the method of manufacturing semiconductor devices according to the first embodiment.
- FIG. 5 is a process chart schematically showing the method of manufacturing semiconductor devices according to the first embodiment.
- FIG. 6 is a process chart schematically showing the method of manufacturing semiconductor devices according to the first embodiment.
- FIG. 7 is a process chart schematically showing the method of manufacturing semiconductor devices according to the first embodiment.
- FIG. 8 is a process chart schematically showing the method of manufacturing semiconductor devices according to the first embodiment.
- FIG. 9 is a process chart schematically showing a step in a method of manufacturing semiconductor devices according to a second embodiment.
- FIG. 10 is a process chart schematically showing a step in a method of manufacturing semiconductor devices according to a third embodiment.
- FIG. 1 to FIG. 8 are process charts schematically showing a method of manufacturing semiconductor devices according to a first embodiment.
- a semiconductor wafer 6 such as a silicon wafer is placed on a chuck 8 .
- An electrode pad 7 and an alignment mark 5 are formed in a circuit surface 6 a of the semiconductor wafer 6 .
- An insulating film 20 is filled between the electrode pad 7 and the alignment mark 5 .
- the surfaces of the electrode pad 7 , the alignment mark 5 , and the insulating film 20 are planarized.
- a projection electrode 4 (terminal) projecting from the surface of the insulating film 20 is provided on the electrode pad 7 .
- the electrode pad 7 , the alignment mark 5 , and the projection electrode 4 form a circuit pattern P.
- a rear surface 6 b (surface opposite to the circuit surface) of the semiconductor wafer 6 is in contact with the chuck 8 .
- an adhesive sheet 52 comprising a separator 2 and an adhesive layer 3 provided on the separator 2 is prepared.
- the arrangement is made so that the adhesive layer 3 of the adhesive sheet 52 may face the circuit surface 6 a of the semiconductor wafer 6 , and then the adhesive layer 3 is laminated onto the circuit surface 6 a using a roller 1 such as a pressurizing roller.
- the roller 1 pressurizes the adhesive sheet 52 in a direction A 2 perpendicular to the circuit surface 6 a while moving in a direction A 1 parallel to the circuit surface 6 a .
- the adhesive layer 3 of the adhesive sheet 52 is pressed against the circuit surface 6 a of the semiconductor wafer 6 by the roller 1 (see FIG. 1(B) ).
- Examples of a laminating machine include the one having the roller 1 placed on the upper and lower sides of the adhesive sheet 52 , respectively, and the one that presses the adhesive sheet 52 against the semiconductor wafer 6 under vacuum conditions.
- the adhesive sheet 52 is preferably heated in laminating. Accordingly, the adhesive layer 3 can be sufficiently adhered to the semiconductor wafer 6 , and the periphery of the projection electrode 4 can be sufficiently filled without space. The heating temperature is controlled to such extent that the adhesive layer 3 is softened but not cured.
- the adhesive layer 3 comprises, for example, an epoxy resin, an acrylate copolymer whose softening temperature is 40° C., and a latent curing agent for epoxy resins whose threshold reaction temperature is 100° C., then the heating temperature is set to 80° C., for example.
- the electrode pad 7 is composed of, for example, an aluminum film formed using a sputtering method, it may comprise silicon, copper, titanium, or the like as the minor constituent, for example.
- the alignment mark 5 is formed simultaneously with the electrode pad 7 , for example.
- the alignment mark 5 is composed of aluminum, for example.
- a gold film may be formed on the surface of the alignment mark 5 .
- variations in the flatness of the surface of the alignment mark 5 can be reduced.
- the alignment mark 5 is composed of aluminum, then by forming a gold film thereon, the variations in reflected light due to the oxidation state of aluminum can be reduced.
- the pattern shape of the alignment mark 5 is a cross pattern, for example, but not be limited thereto, and may be a circular pattern or an L-shaped pattern.
- the alignment mark 5 is usually arranged at the four corners of the semiconductor chip 26 obtained by dicing the semiconductor wafer 6 .
- the place of the alignment mark 5 is not limited in particular as long as it is a place where the accuracy of alignment can be secured.
- the projection electrode 4 is a gold bump formed by gold plating, for example.
- the projection electrode 4 may be a gold stud bump that is formed using a gold wire, a metal ball that is fixed onto the electrode pad 7 by thermocompression bonding in combination with an ultrasonic wave, as needed, a bump that is formed by plating or vapor deposition, or the like.
- the projection electrode 4 does not need to be composed of a single metal and may comprise a plurality of metals.
- the projection electrode 4 may comprise gold, silver, copper, nickel, indium, palladium, tin, bismuth, or the like.
- the projection electrode 4 may be a layered product comprising a plurality of metal layers.
- the examples of the insulating film 20 include a film composed of silicon nitride.
- the insulating film 20 may be composed of polyimide.
- the insulating film 20 has an opening provided on the electrode pad 7 .
- the insulating film 20 may be formed so as to cover the alignment mark 5 , it may have an opening provided on the alignment mark 5 . In this case, the alignment mark 5 is not covered with the insulating film 20 , and therefore, the accuracy of alignment using the alignment mark 5 will be improved.
- a scheduled cutting line called a scribe line for dicing the semiconductor wafer 6 is formed on the circuit surface 6 a of the semiconductor wafer 6 .
- the scheduled cutting line is arranged in a grid pattern, for example.
- a mark for alignment in cutting may be provided in the scheduled cutting line.
- the examples of the separator 2 include a PET base material whose surface is mold release treated with silicone or the like.
- the adhesive layer 3 is formed by drying after applying an adhesive composition to the separator 2 , for example.
- the adhesive layer 3 is solid at room temperature, for example.
- the adhesive layer 3 comprises a thermosetting resin.
- the thermosetting resin is cured by being three-dimensionally cross-linked with heat.
- thermosetting resin examples include an epoxy resin, a bismaleimide resin, a triazine resin, a polyimide resin, a polyamide resin, a cyanoacrylate resin, a phenol resin, an unsaturated polyester resin, a melamine resin, a urea resin, a polyurthane resin, a polyisocyanate resin, a furan resin, a resorcinol resin, a xylene resin, a benzoguanamine resin, a diallyl phthalate resin, a silicone resin, a polyvinyl butyral resin, a siloxane modified epoxy resin, a siloxane modified polyamide imide resin, and an acrylate resin. These can be used alone or as a mixture of two or more types.
- the adhesive layer 3 may comprise a curing agent for facilitating the curing response.
- Te adhesive layer 3 preferably comprises a latent curing agent in order to have both high reactivity and preservation stability.
- the adhesive layer 3 may comprise a thermoplastic resin.
- the thermoplastic resin include a polyester resin, a polyether resin, a polyamide resin, a polyamide imide resin, a polyimide resin, a polyarylate resin, a polyvinyl butyral resin, a polyurthane resin, a phenoxy resin, a polyacrylate resin, polybutadiene, an acrylonitrile butadiene copolymer (NBR), an acrylonitrile-butadiene rubber styrene resin (ABS), a styrene butadiene copolymer (SBR), and an acrylate copolymer. These can be used alone or as a combination of two or more types.
- thermoplastic resin having a softening point at near room temperature is preferable, and an acrylate copolymer containing glycidyl methacrylate or the like as the raw material is preferable.
- a filler (inorganic microparticle) for providing a low coefficient of linear expansion may be added in the adhesive layer 3 .
- the one having crystallizability or the one having amorphous nature may be used.
- the thermal deformation is suppressed if the coefficient of linear expansion of the adhesive layer 3 after curing is small.
- the electrical connection between the projection electrode of a semiconductor chip and the wiring of a wiring substrate can be maintained, and therefore, the reliability of a semiconductor device manufactured by bonding the semiconductor chip to the wiring substrate can be improved.
- the adhesive layer 3 may comprise an additive such as a coupling agent. Thereby, the adhesiveness between the semiconductor chip and the wiring substrate can be improved.
- Conductive particles may be dispersed in the adhesive layer 3 .
- the adhesive layer 3 may be an anisotropic conductive adhesive layer.
- the thickness of the adhesive layer 3 is preferably a thickness that allows the adhesive layer 3 to sufficiently fill between the semiconductor chip and the wiring substrates. Usually, if the thickness of the adhesive layer 3 is a thickness corresponding to a sum of the height of the projection electrode and the height of the wiring of the wiring substrate, the adhesive layer 3 can fill between the semiconductor chip and the wiring substrate.
- the adhesive layer 3 is cut along an outer periphery L 1 of the semiconductor wafer 6 (half cutting, see FIG. 1(D) ). Note that both the adhesive layer 3 and the separator 2 may be cut (full cutting). Thereafter, by peeling/removing the separator 2 from the adhesive layer 3 , a layered product 70 comprising the semiconductor wafer 6 and the adhesive layer 3 is formed as shown in FIG. 1(E) and FIG. 2(C) .
- a dicing frame 10 and the layered product 70 are placed on the chuck 8 .
- the layered product 70 is placed so that the semiconductor wafer 6 may be located between the adhesive layer 3 and the chuck 8 .
- the dicing frame 10 surrounds the periphery of the layered product 70 .
- the adhesive layer 3 and a dicing tape 9 are oppositely arranged, and then the dicing tape 9 is laminated onto the dicing frame 10 and the layered product 70 using the roller 1 (see FIG. 3(B) ).
- the dicing tape 9 has an adhesive layer, which is cured by UV irradiation, on the surface. The curing of the adhesive layer reduces the adhesion of the adhesive layer.
- the dicing tape 9 may have an adhesive layer, whose adhesion will not vary, on the surface.
- the dicing tape 9 is cut along a scheduled cutting line L 2 along the dicing frame 10 (full cutting, see FIG. 3(D) ). Accordingly, as shown in FIG. 3(E) and FIG. 4(C) , a layered product 60 is obtained, in which the dicing tape 9 , the adhesive layer 3 , and the semiconductor wafer 6 are stacked in this order so that the circuit surface 6 a of the semiconductor wafer 6 may face the dicing tape 9 side.
- the cutting position is recognized by recognizing the circuit pattern P in the circuit surface 6 a from the rear surface 6 b of the semiconductor wafer 6 .
- a line may be formed in the cutting position.
- the circuit pattern P is preferably recognized through the semiconductor wafer 6 using an infrared camera (IR camera) 14 . Thereby, the alignment of the layered product 60 can be made accurately.
- infrared light LT 1 emitted from the infrared camera 14 transmits through the semiconductor wafer 6 but does not transmit through the circuit pattern P.
- the rear surface 6 b of the semiconductor wafer 6 is preferably planarized by polishing, and is more preferably mirror finished. If the rear surface 6 b is polished, diffuse reflection of the infrared light LT 1 in the rear surface 6 b of the semiconductor wafer 6 can be suppressed. Accordingly, the alignment of the layered product 60 can be performed accurately.
- the rear surface 6 b of the semiconductor wafer 6 can be planarized with a back grinder or the like. If the rear surface 6 b of the semiconductor wafer 6 has few flaws or few irregularities, the infrared light LT 1 is unlikely to diffusely reflect, and therefore a clear transmission image by the infrared light LT 1 can be obtained.
- the semiconductor wafer 6 and the adhesive layer 3 are diced (cut) in the thickness direction of the layered product 60 along a scheduled cutting line L 3 , such as a scribe line, for example.
- a scheduled cutting line L 3 such as a scribe line, for example.
- a dicing saw with the infrared camera 14 shown in FIG. 5(A) is used.
- a first step of cutting a part of the semiconductor wafers 6 and a second step of cutting the remainder of the semiconductor wafer 6 and the adhesive layer 3 as shown in FIG. 5(C) be performed. Since this can reduce cracks occurring in cutting the layered product 60 , disconnection in the circuit surface 6 a of the semiconductor wafer 6 can be suppressed. As a result, the manufacturing yield of the semiconductor device can be improved.
- the cutting be performed using a first blade and in the second step the cutting be performed using a second blade thinner than the first blade.
- the width of a groove formed by cutting in the second step becomes smaller than the width of a groove formed by cutting in the first step, the growth of a crack can be suppressed further. If the thickness of the blade used in cutting is thinned, the width of a groove can be reduced.
- the circuit surface of the semiconductor wafer is arranged so as to face the blade (or infrared camera) side, as in the ordinary dicing step, chips will stick to the adhesive layer. In this case, the connection reliability between the semiconductor chip and the wiring substrate will deteriorate.
- the semiconductor wafer 6 , the adhesive layer 3 , and the dicing tape 9 are stacked in this order from the blade side, and therefore, the adhesion of the chips to the adhesive layer 3 can be suppressed. Note that, the side face (cutting plane) of the adhesive layer 3 is pushed out to the outside of the circuit surface of the semiconductor chip in bonding the semiconductor chip to the wiring substrate, and therefore, no deterioration of the connection reliability will occur.
- the semiconductor chip 26 upon which the adhesive layer 23 has stuck is fabricated by peeling the dicing tape 9 from the adhesive layer 3 .
- the adhesive layer of the dicing tape 9 is cured by irradiating the dicing tape 9 with UV light LT 2 . This reduces the adhesion of the dicing tape 9 .
- the dicing tape 9 is pushed up by pressing the dicing tape 9 in a direction B perpendicular to the plane in which the dicing tape 9 extends. Accordingly, as shown in FIG. 6(C) , the semiconductor chip 26 upon which the adhesive layer 23 has stuck is pushed out and the semiconductor chip 26 can be picked up. Then, a singulated semiconductor chip 26 upon which the adhesive layer 23 is stuck is obtained.
- the projection electrode 4 (terminal) in the circuit surface 26 a of the semiconductor chip 26 upon which the adhesive layer 23 has stuck is aligned with a wiring 12 of a wiring substrate 40 .
- the wiring substrate 40 comprises a substrate 13 and the wiring 12 provided on the substrate 13 .
- the alignment is performed using a flip chip bonder, for example.
- the semiconductor chip 26 upon which the adhesive layer 23 has stuck is arranged and placed so that the semiconductor chip 26 may face the adsorption/heating head 11 side.
- the alignment mark 5 formed on the circuit surface 26 a of the semiconductor chip 26 is recognized using a camera 15 .
- the circuit surface 26 a of the semiconductor chip 26 be observed through the adhesive layer 23 adhering to the semiconductor chip 26 .
- the circuit surface 26 a of the semiconductor chip 26 may be observed by irradiating the adhesive layer 23 with light LT 3 from a direction inclined relative to the normal direction D of the surface 23 a of the adhesive layer 23 .
- diffuse reflection of the light LT 3 in the surface 23 a of the adhesive layer 23 can be suppressed.
- the projection electrode 4 of the semiconductor chip 26 can be aligned with the wiring 12 of the wiring substrate 40 accurately.
- the circuit surface 26 a of the semiconductor chip 26 may be observed while blocking the reflected light from the surface 23 a of the adhesive layer 23 using the camera 15 having a polarizing filter 15 a.
- the alignment mark provided in the wiring substrate 40 is recognized using a camera 16 . Thereby, the position of the wiring substrate 40 can be determined. Image signals from the camera 15 and the camera 16 are input to a computer 30 . The computer 30 can control the relative position between the semiconductor chip 26 and the wiring substrate 40 so that the projection electrode 4 of the semiconductor chip 26 may be aligned with the wiring 12 of the wiring substrate 40 accurately.
- the wiring substrate 40 and the semiconductor chip 26 are bonded via the adhesive layer 23 so that the wiring 12 of the wiring substrate 40 and the projection electrode 4 of the semiconductor chip 26 may be electrically connected to each other.
- a semiconductor device 50 shown in FIG. 8(B) is manufactured.
- the wiring substrate 40 and the semiconductor chip 26 are thermocompression bonded.
- thermocompression bonding be carried out so that the response rate of the adhesive layer 23 calculated from the heat value by DSC (differential scanning calorimeter) after thermocompression bonding may become no less than 50%.
- DSC differential scanning calorimeter
- the wiring 12 and the projection electrode 4 may mechanically contact to each other or may be solid-state welded by application of an ultrasonic wave. Moreover, by forming an alloy layer on the surface of the wiring 12 , the alloy layer and the projection electrode 4 may be alloyed. Furthermore, the wiring 12 and the projection electrode 4 may be connected via conductive particles.
- the cutting position is recognized by recognizing the circuit pattern P in the circuit surface 26 a from the rear surface 6 b of the semiconductor wafer 6 , and then the semiconductor wafer 6 and the adhesive layer 3 are cut. Accordingly, pollution-free singulated semiconductor chips can be obtained. Moreover, the semiconductor wafer 6 is fixed using the dicing tape 9 during cutting, and after cutting, the dicing tape 9 is cured. Accordingly, the singulated semiconductor chip 26 will neither scatter nor spill out to be lost. Therefore, according to the manufacture method of this embodiment, the singulated semiconductor chip 26 upon which the adhesive layer is adhered can be efficiently obtained, and also the semiconductor chip 26 and the wiring substrate 40 can be excellently connected to each other. As a result, the manufacturing yield of the semiconductor device 50 can be improved.
- the size of the semiconductor chip 26 and the size of the adhesive layer 23 are substantially the same, and therefore, when pressing the adhesive layer 23 in the bonding step, the amount of the adhesive layer 23 protruding to the outside will decrease. Accordingly, in the case where a plurality of semiconductor chips 26 are bonded to the wiring substrate 40 , the distance between the adjacent semiconductor chips 26 can be designed to be short, and therefore high density packaging is possible. Moreover, the amount of the sealing resin for sealing the semiconductor chip 26 can be also reduced. Furthermore, since temporary crimping is not required, the semiconductor chip 26 can be mounted in an inserting manner even after mounting other components that are different from the semiconductor chip 26 .
- the adhesive layer 3 can be used as an adhesive film of this embodiment.
- the adhesive film of this embodiment bonds the semiconductor chip 26 and the wiring substrate 40 by being cured by pressurization and heating, and also electrically connects the wiring 12 of the wiring substrate 40 to the projection electrode 4 of the semiconductor chip 26 .
- the adhesive film is used in the method of manufacturing semiconductor devices of this embodiment.
- the adhesive film comprises a resin composition containing a thermoplastic resin, a thermosetting resin, and a curing agent, and a filler.
- the adhesive film contains 20 to 100 parts by mass of the filler relative to 100 parts by mass of the resin composition.
- the method of manufacturing semiconductor devices of this embodiment can be implemented suitably. Moreover, since the mechanical and electrical connection between the semiconductor chip 26 and the wiring substrate 40 can be maintained, the semiconductor device 50 having high connection reliability can be manufactured.
- FIG. 9 is a process chart schematically showing a step in a method of manufacturing semiconductor devices according to a second embodiment.
- the adhesive layer 3 of the adhesive sheet 52 which is processed in advance so that the size of the adhesive layer 3 may become substantially the same as the size of the semiconductor wafer 6 , is laminated onto the circuit surface 6 a .
- the layered product 70 comprising the semiconductor wafer 6 and the adhesive layer 3 is formed as shown in FIG. 2(C) .
- the semiconductor device 50 shown in FIG. 8(B) can be manufactured.
- the same operational effect as that of the first embodiment is obtained.
- the cutting step after laminating the adhesive layer 3 onto the semiconductor wafer 6 is not required, thereby increasing the operating efficiency.
- the adhesive layer 3 of the adhesive sheet 52 in laminating the adhesive layer 3 of the adhesive sheet 52 onto the circuit surface 6 a , the adhesive layer 3 is aligned with the semiconductor wafer 6 . Accordingly, the separator 2 is preferably transparent.
- FIG. 10 is a process chart schematically showing a step in a method of manufacturing semiconductor devices according to a third embodiment.
- the adhesive layer 3 is formed on the dicing tape 9 .
- the size of the adhesive layer 3 is processed in advance so as to be substantially the same as the size of the semiconductor wafer 6 .
- the semiconductor wafer 6 and the dicing frame 10 are placed on the chuck 8 . Thereafter, the semiconductor wafer 6 is arranged so that the circuit surface 6 a thereof may face the adhesive layer 3 side, and then the dicing tape 9 , in which the adhesive layer 3 is formed, is laminated onto the circuit surface 6 a of the semiconductor wafer 6 using the roller 1 .
- the structure shown in FIG. 4(B) is obtained.
- the semiconductor device 50 shown in FIG. 8(B) can be manufactured.
- the same operational effect as that of the first embodiment is obtained.
- the separator 2 is not required and also the manufacturing steps of the semiconductor device 50 can be reduced.
- thermosetting resin 12 parts by mass of epoxy resin YDCN-703 (trade name, manufactured by Tohto Kasei Co., Ltd.) and 19 parts by mass of phenol aralkyl resin XLC-LL (trade name, manufactured by Mitsui Chemicals, Inc.); as the thermoplastic resin, 17 parts by mass of epoxy group containing acrylic rubber HTR-860P-3 (trade name, manufactured by Nagase ChemteX Corporation, average molecular weight of 800,000); and as the curing agent, 52 parts by mass of microcapsule-type curing agent HX-3941HP (trade name, manufactured by Asahi Chemical Industry Co., Ltd.), 100 parts by mass of spherical silica filler having an average particle diameter of 0.5 ⁇ m, and 4.3 parts by mass of gold plating plastic particle AU-203A (trade name, manufactured by Sekisui Chemical Co., Ltd.) having an average particle diameter of 3 ⁇ m are dissolved and dispersed in a mixed solvent of toluen
- the chuck of a die attach film mounter manufactured by JCM is heated up to 80° C., and then a 6-inch semiconductor wafer of 150 ⁇ m in thickness, in which a gold plating bump (16 ⁇ m in height) is formed in the circuit surface, was placed on the chuck with the gold plating bump facing upward.
- Back-grinding #2000 finish
- the adhesive layer of an adhesive sheet which was obtained by cutting an adhesive sheet comprising an adhesive layer and a separator into a rectangular shape of 200 mm ⁇ 200 mm, was faced to the gold plating bump side of the semiconductor wafer and then the adhesive sheet was laminated onto the circuit surface of the semiconductor wafer. At this time, so as not to trap air, the adhesive sheet was pressed against the semiconductor wafer from the end of the semiconductor wafer using an attaching roller of the die attach film mounter.
- a layered product comprising the semiconductor wafer and the adhesive layer was mounted on the chuck of the die attach film mounter with the adhesive layer facing upward.
- the stage temperature of the chuck was set to 40° C.
- a dicing frame for an 8-inch semiconductor wafer was disposed in the outer periphery of the semiconductor wafer.
- the adhesive face of a UV curing type dicing tape UC-334EP-110 (trade name, manufactured by Furukawa Electric Co., LTD.) was faced to the semiconductor wafer side, and then the dicing tape was laminated onto the semiconductor wafer and the dicing frame. At this time, so as not to trap air, the dicing tape was pressed against the semiconductor wafer and the dicing frame from the end of the dicing frame using the attaching roller of the die attach film mounter.
- the dicing tape was cut in the vicinity of an intermediate between the outer periphery and inner periphery of the dicing frame. This gave a layered product, in which the semiconductor wafer, the adhesive layer, and the dicing tape are stacked in this order, the layered product being fixed to the dicing frame.
- the obtained layered product was mounted in a full automatic dicing saw DFD6361 (trade name, manufacture by Disco Inc.) with the rear surface facing upward. Then, using an IR camera attached to the full automatic dicing saw DFD6361, the alignment of the scribe line in the circuit surface was performed through the semiconductor wafer.
- a full automatic dicing saw DFD6361 (trade name, manufacture by Disco Inc.) with the rear surface facing upward. Then, using an IR camera attached to the full automatic dicing saw DFD6361, the alignment of the scribe line in the circuit surface was performed through the semiconductor wafer.
- a part of the semiconductor wafer was cut (to a position of 100 ⁇ m in depth from the rear surface of the semiconductor wafer) under cutting conditions using a blade 27HEDD at a rotational speed of 40,000/min and at a cut speed of 50 mm/second.
- the remainder of the semiconductor wafer, the adhesive layer, and a part of the dicing tape were cut under cutting conditions using the blade 27HCBB at a rotational speed of 30,000/min and at a cut speed of 50 mm/second.
- the cut layered-product was washed, and the moisture was dried off by blowing air onto the layered product. Furthermore, UV irradiation was performed to the layered product from the dicing tape side. Next, the semiconductor chip, upon which the adhesive layer is adhered, was pushed up from the dicing tape side and picked up and a semiconductor chip of 15.1 mm long ⁇ 1.6 mm wide was obtained.
- the rear surface of the obtained semiconductor chip was sucked to the adsorption head of a flip chip bonder CB-1050 (trade name, manufactured by Athlete FA Corporation). Thereafter, the semiconductor chip was moved to a predetermined position. Next, using an optical fiber illuminator with a flexible light guide, the alignment mark of the semiconductor chip was recognized by emitting light to the circuit surface of the semiconductor chip, upon which an adhesive layer is adhered, from diagonally downward.
- an ITO substrate having an indium tin oxide (ITO) electrode of 140 nm in thickness formed therein was prepared.
- An alignment mark made of ITO formed in this ITO substrate was recognized. In this way, the alignment between the semiconductor chip and the ITO substrate was performed.
- the adhesive layer was dissolved by soaking the obtained semiconductor chip in a tetrahydrofuran solution, and thereafter the size of a crack occurred in the circuit surface of the semiconductor chip was measured using a measure scope.
- the result confirmed the presence of a semiconductor chip having a crack extending maximum 17 ⁇ m in the direction parallel to the circuit surface from the cutting plane of the semiconductor chip and extending maximum 10 ⁇ m in the depth direction from the circuit surface.
- connection resistance value was 0.5 ⁇ (average value). Accordingly, it was confirmed that the gold plating bump of the semiconductor chip and the ITO electrode of the ITO substrate are excellently connected to each other.
- connection resistance value was measured with the four probe method after leaving the semiconductor device in a high humidity-high temperature apparatus (60° C., 90% RH) for 1000 hours. As a result, the connection resistance value was 40 ⁇ . Accordingly, it was confirmed that the bonding between the semiconductor chip and the ITO substrate provides excellent connection reliability.
- the semiconductor device was provided in a temperature cycling test machine in which a condition of ⁇ 40° C. for 15 minutes and a condition of 100° C. for 15 minutes are repeatedly set.
- the connection resistance value was measured with the four-probe method after 1000 cycles. As a result, the connection resistance value was 4 ⁇ . Accordingly, it was confirmed that the bonding between the semiconductor chip and the ITO substrate provides excellent connection reliability.
- a semiconductor chip was fabricated as in Example 1 except that the layered product, in which the semiconductor wafer, the adhesive layer, and the dicing tape are stacked in this order, was diced as follows.
- the adhesive layer was dissolved by soaking the obtained semiconductor chip in a tetrahydrofuran solution, and thereafter the size of a crack occurred in the circuit surface of the semiconductor chip was measured using a measure scope.
- the result confirmed the presence of a semiconductor chip having a crack extending maximum 69 ⁇ m in the direction parallel to the circuit surface from the cutting plane of the semiconductor chip and extending maximum 137 ⁇ m in the depth direction from the circuit surface.
- a semiconductor chip was fabricated as in Example 1 except that back-grinding is not performed to the rear surface of the semiconductor wafer.
- the thickness of the semiconductor wafer was 725 ⁇ m because back-grinding was not performed.
- a semiconductor chip was fabricated as in Example 1 except that when obtaining a varnish of the bonding resin composition, the blending ratio of a spherical silica filler having an average particle diameter of 0.5 ⁇ m was set to 20 parts by mass. Moreover, using the obtained semiconductor chip, a semiconductor device was fabricated as in Example 1.
- the adhesive layer was dissolved by soaking the obtained semiconductor chip in a tetrahydrofuran solution, and thereafter the size of a crack occurred in the circuit surface of the semiconductor chip was measured using a measure scope.
- the result confirmed the presence of a semiconductor chip having a crack extending maximum 25 ⁇ m in the direction parallel to the circuit surface from the cutting plane of the semiconductor chip and extending maximum 20 ⁇ m in the depth direction from the circuit surface.
- connection resistance value was 0.5 ⁇ (average value). Accordingly, it was confirmed that the gold plating bump of the semiconductor chip and the ITO electrode of the ITO substrate are excellently connected to each other.
- connection resistance value was measured using the four probe method after leaving the semiconductor device in a high humidity-high temperature apparatus (60° C., 90% RH) for 1000 hours. As a result, the connection resistance value was 80 ⁇ .
- the semiconductor device was provided in a temperature cycling test machine in which a condition of ⁇ 40° C. for 15 minutes and a condition of 100° C. for 15 minutes are repeatedly set.
- the connection resistance value was measured with the four-probe method after 1000 cycles. As a result, the connection resistance value was 30 ⁇ .
- a semiconductor chip was fabricated as in Example 1 except that when obtaining a varnish of the bonding resin composition, the blending ratio of epoxy resin YDCN-703 (trade name, manufactured by Tohto Kasei Co., Ltd.) was set to 40 parts by mass, the blending ratio of phenol aralkyl resin XLC-LL (trade name, manufactured by Mitsui Chemicals, Inc.) was set to 20 parts by mass, the blending ratio of epoxy group containing acrylic rubber HTR-860P-3 (trade name, manufactured by Nagase ChemteX Corporation, average molecular weight of 800,000) was set to 20 parts by mass, and the blending ratio of microcapsule-type curing agent HX-3941HP (trade name, manufactured by Asahi Chemical Industry Co., Ltd.) was set to 20 parts by mass.
- the blending ratio of epoxy resin YDCN-703 trade name, manufactured by Tohto Kasei Co., Ltd.
- Alignment of the obtained semiconductor chip with the ITO substrate was carried out as in Embodiment 1. Thereafter, under heating conditions of 210° C. for 5 second, heating and pressurization were performed so that the pressure to the gold plating bump of the semiconductor chip becomes 50 MPa. Under heating conditions of 210° C. for 5 seconds, the response rate of the adhesive layer calculated from the heat value by DSC was 60%. The adhesive layer was cured by thermocompression bonding, thereby electrically connecting the gold plating bump of the semiconductor chip to the ITO electrode of the ITO substrate and also mechanically bonding the semiconductor chip to the ITO substrate. In this way, the semiconductor device was fabricated.
- the adhesive layer was dissolved by soaking the obtained semiconductor chip in a tetrahydrofuran solution, and thereafter the size of a crack occurred in the circuit surface of the semiconductor chip was measured using the measure scope.
- the result confirmed the presence of a semiconductor chip having a crack extending maximum 17 ⁇ m in the direction parallel to the circuit surface from the cutting plane of the semiconductor chip and extending maximum 10 ⁇ m in the depth direction from the circuit surface.
- connection resistance value was 4 ⁇ (average value).
- connection resistance value was measured using the four probe method after leaving the semiconductor device in a high humidity-high temperature apparatus (60° C., 90% RH) for 1000 hours. As a result, the connection resistance value was 60 ⁇ .
- the semiconductor device was provided in a temperature cycling test machine in which a condition of ⁇ 40° C. for 15 minutes and a condition of 100° C. for 15 minutes are repeatedly set.
- the connection resistance value was measured with the four-probe method after 1000 cycles. As a result, the connection resistance value was 20 ⁇ .
- An adhesive sheet obtained as in Example 1 was laminated onto the circuit surface of the semiconductor wafer. After laminating, the protruding portions of the separator and the adhesive layer were cut along the contour of the semiconductor wafer.
- a layered product in which the separator, the adhesive layer, and the semiconductor wafer are stacked in this order, was placed on the chuck of the die attach film mounter with the rear surface of the semiconductor wafer facing upward.
- the stage temperature of the chuck was set to 40° C.
- a dicing frame for an 8-inch semiconductor wafer was disposed in the outer periphery of the semiconductor wafer.
- the adhesive surface of a UV curing type dicing tape UC-334EP-110 (trade name, manufactured by Furukawa Electric Co., LTD.) was faced to the rear surface of the semiconductor wafer, and then the dicing tape was laminated onto the semiconductor wafer and the dicing frame.
- the dicing tape was cut in the vicinity of an intermediate between the outer periphery and inner periphery of the dicing frame. Thereafter, the separator was peeled off from the adhesive layer. This gave a layered product, in which the adhesive layer, the semiconductor wafer, and the dicing tape are stacked in this order, the layered product being fixed to the dicing frame.
- a semiconductor chip was obtained by dicing the obtained layered product as in Example 1. It was confirmed that chips during dicing are stuck to the surface of the adhesive layer adhering to this semiconductor chip. For this reason, the obtained semiconductor chip could not be aligned with the ITO substrate.
- An adhesive sheet comprising an adhesive layer and a separator was obtained as in Example 1. This adhesive sheet was cut into a rectangular shape of 280 mm ⁇ 280 mm. Moreover, as in Example 1, the semiconductor wafer was placed on the chuck of the die attach film mounter manufactured by JCM.
- a double-sided tape (“Naisutakku” registered trademark, manufactured by Nichiban Co., Ltd.) was stuck onto a dicing frame for an 8-inch wafer, and then the dicing frame was disposed in the outer periphery of the semiconductor wafer, with the surface, onto which the double-sided tape is stuck, facing upward and the cover film of the double-sided tape removed.
- the adhesive layer of the adhesive sheet cut into 280 mm ⁇ 280 mm for each separator was faced to the circuit surface side of the semiconductor wafer, and then the adhesive layer of the adhesive sheet was applied onto the double-sided tape on the dicing frame and the adhesive sheet was laminated onto the semiconductor wafer. At this time, so as not to trap air, the adhesive layer was pressed against the semiconductor wafer and the dicing frame from the end of the dicing frame using the attaching roller of the die attach film mounter.
- the adhesive layer and the separator were cut along the outer periphery of the dicing frame. This gave a layered product, in which the semiconductor wafer, the adhesive layer, and the separator are stacked in this order, the layered product being fixed to the dicing frame via the double-sided tape.
- the obtained layered product was mounted in a full automatic dicing saw DFD6361 (trade name, manufacture by Disco Inc.) with the rear surface of the semiconductor wafer facing upward. Then, using an IR camera attached to the full automatic dicing saw DFD6361, the alignment of a scribe line in the circuit surface was performed through the semiconductor wafer.
- a full automatic dicing saw DFD6361 (trade name, manufacture by Disco Inc.) with the rear surface of the semiconductor wafer facing upward. Then, using an IR camera attached to the full automatic dicing saw DFD6361, the alignment of a scribe line in the circuit surface was performed through the semiconductor wafer.
- a part of the semiconductor wafer was cut (to a position of 100 ⁇ m in depth from the rear surface of the semiconductor wafer) under cutting conditions using the blade 27HEDD at a rotational speed of 40,000/min and at a cut speed of 50 mm/second.
- the remainder of the semiconductor wafer, and parts of the adhesive layer and the separator were cut under cutting conditions using the blade 27HCBB at a rotational speed of 30,000/min and at a cut speed of 50 mm/second.
- the cutting position is recognized by recognizing a circuit pattern in the circuit surface from the surface opposite to the circuit surface of the semiconductor wafer, a pollution-free singulated semiconductor chip can be obtained. Moreover, since a wafer is fixed using a dicing tape, a singulated semiconductor chip will neither scatter nor spill out to be lost and accordingly a method of manufacturing semiconductor devices and the adhesive film used in this method of manufacturing semiconductor devices are provided efficiently.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Dicing (AREA)
- Wire Bonding (AREA)
- Adhesives Or Adhesive Processes (AREA)
- Adhesive Tapes (AREA)
Abstract
Description
- Patent Document 1: Japanese Patent No. 2833111
- Patent Document 2: Japanese Unexamined Patent Application Publication No. 2006-49482
- Non-Patent Document 1: Yoshinobu Homma, “Underfill materials for flip chip”, Electronic Materials, Kogyo Chosakai Publishing Co., Ltd., Sep. 1, 2000, vol. 39, No. 9, pp. 36-40
- Non-Patent Document 2: Katsuyuki Mizuike, Eiichi Nomura, “Underfill materials for flip chip”, Electronic Technology, Nikkan Kogyo Shimbun Ltd., September, 2001, extra edition, pp. 82-83
- Non-Patent document 3: Kazutoshi Iida, “Development of materials for bare chip mounting”, Electronic Technology, Nikkan Kogyo Shimbun Ltd., September, 2001, extra edition, pp. 84-87
X=(A−B)/A×100 (1)
Claims (13)
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006173736 | 2006-06-23 | ||
JPP2006-173736 | 2006-06-23 | ||
JP2006301766 | 2006-11-07 | ||
JPP2006-301766 | 2006-11-07 | ||
PCT/JP2007/062427 WO2007148724A1 (en) | 2006-06-23 | 2007-06-20 | Production method of semiconductor device and bonding film |
Publications (2)
Publication Number | Publication Date |
---|---|
US20100003771A1 US20100003771A1 (en) | 2010-01-07 |
US8034659B2 true US8034659B2 (en) | 2011-10-11 |
Family
ID=38833464
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/306,285 Active 2027-12-22 US8034659B2 (en) | 2006-06-23 | 2007-06-20 | Production method of semiconductor device and bonding film |
Country Status (6)
Country | Link |
---|---|
US (1) | US8034659B2 (en) |
JP (3) | JP5181222B2 (en) |
KR (2) | KR101131366B1 (en) |
CN (2) | CN101473425B (en) |
TW (2) | TW201338064A (en) |
WO (1) | WO2007148724A1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100147358A1 (en) * | 2008-12-11 | 2010-06-17 | Sony Corporation | Method of transferring elements, element disposition substrate, device and method of manufacturing the same |
US20110006419A1 (en) * | 2008-02-07 | 2011-01-13 | Sumitomo Bakelite Company Limited | Film for use in manufacturing semiconductor device, method for producing semiconductor device and semiconductor device |
US9343338B2 (en) | 2011-03-23 | 2016-05-17 | Fasford Technology Co., Ltd. | Pick-up method of die bonder and die bonder |
US9543197B2 (en) | 2012-12-19 | 2017-01-10 | Intel Corporation | Package with dielectric or anisotropic conductive (ACF) buildup layer |
US20200399506A1 (en) * | 2017-12-01 | 2020-12-24 | Hitachi Chemical Company, Ltd. | Semiconductor device manufacturing method, curable resin composition for temporary fixation material, film for temporary fixation material, and laminated film for temporary fixation material |
US11222807B2 (en) * | 2019-04-17 | 2022-01-11 | Disco Corporation | Processing method and thermocompression bonding method for workpiece |
Families Citing this family (65)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010010368A (en) * | 2008-06-26 | 2010-01-14 | Sumitomo Bakelite Co Ltd | Semiconductor device, and manufacturing method of the same |
JP2009260218A (en) * | 2008-03-19 | 2009-11-05 | Hitachi Chem Co Ltd | Method of dicing semiconductor wafer, and method of connecting semiconductor chip with substrate |
JP5436827B2 (en) * | 2008-03-21 | 2014-03-05 | 日立化成株式会社 | Manufacturing method of semiconductor device |
JP2009260229A (en) * | 2008-03-21 | 2009-11-05 | Hitachi Chem Co Ltd | Method of dicing semiconductor wafer, and method of connecting semiconductor chip with substrate |
JP2009260225A (en) * | 2008-03-21 | 2009-11-05 | Hitachi Chem Co Ltd | Method of manufacturing semiconductor device |
JP2009260219A (en) * | 2008-03-24 | 2009-11-05 | Hitachi Chem Co Ltd | Method of dicing semiconductor wafer, and method of manufacturing semiconductor device |
JP5493311B2 (en) * | 2008-03-26 | 2014-05-14 | 日立化成株式会社 | Semiconductor wafer dicing method and semiconductor device manufacturing method using the same |
JP5163358B2 (en) * | 2008-03-26 | 2013-03-13 | 日立化成株式会社 | Semiconductor wafer dicing method |
US8084335B2 (en) * | 2008-07-11 | 2011-12-27 | Semiconductor Components Industries, Llc | Method of thinning a semiconductor wafer using a film frame |
JP5532744B2 (en) * | 2009-08-20 | 2014-06-25 | 富士通株式会社 | Multi-chip module and method for manufacturing multi-chip module |
KR101102685B1 (en) * | 2009-11-27 | 2012-01-05 | 주식회사 하이닉스반도체 | Wafer and method for manufacturing thereof |
JP2011253939A (en) * | 2010-06-02 | 2011-12-15 | Sony Chemical & Information Device Corp | Wafer dicing method, connecting method, connecting structure |
US9627281B2 (en) * | 2010-08-20 | 2017-04-18 | Advanced Micro Device, Inc. | Semiconductor chip with thermal interface tape |
KR101351615B1 (en) | 2010-12-13 | 2014-01-15 | 제일모직주식회사 | Adhesive sheet for semiconductor device and a method for preparing the same |
JP5666335B2 (en) * | 2011-02-15 | 2015-02-12 | 日東電工株式会社 | Protective layer forming film |
TWI430376B (en) * | 2011-02-25 | 2014-03-11 | The Method of Fabrication of Semiconductor Packaging Structure | |
US20130194766A1 (en) * | 2012-01-31 | 2013-08-01 | U.D.Electronic Corp. | Signal filtering mounting sctructure |
US8753924B2 (en) | 2012-03-08 | 2014-06-17 | Texas Instruments Incorporated | Grown carbon nanotube die attach structures, articles, devices, and processes for making them |
JP5477409B2 (en) | 2012-03-12 | 2014-04-23 | 株式会社デンソー | Power system |
US8969177B2 (en) * | 2012-06-29 | 2015-03-03 | Applied Materials, Inc. | Laser and plasma etch wafer dicing with a double sided UV-curable adhesive film |
JP5960532B2 (en) * | 2012-07-25 | 2016-08-02 | 株式会社ディスコ | Processing method of package substrate |
JP2014216377A (en) * | 2013-04-23 | 2014-11-17 | イビデン株式会社 | Electronic component, manufacturing method of the same, and manufacturing method of multilayer printed board |
CN105378759B (en) * | 2013-06-03 | 2018-11-09 | 威凯集团 | Seal laber with the conductive features for preventing product counterfeiting and its manufacturing method |
JP6066854B2 (en) * | 2013-07-30 | 2017-01-25 | 株式会社ディスコ | Wafer processing method |
CN105637623B (en) * | 2013-11-19 | 2018-11-27 | 积水化学工业株式会社 | Semiconductor interface shares adhesive film |
TWI575779B (en) * | 2014-03-31 | 2017-03-21 | 精材科技股份有限公司 | Chip package and method for forming the same |
JP6504750B2 (en) * | 2014-05-07 | 2019-04-24 | 株式会社ディスコ | Wafer processing method |
US10720495B2 (en) * | 2014-06-12 | 2020-07-21 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor device and manufacturing method thereof |
US10224311B2 (en) * | 2014-12-05 | 2019-03-05 | Hitachi Chemical Company, Ltd. | Semiconductor adhesive, and semiconductor device and method for manufacturing same |
DE102015002542B4 (en) * | 2015-02-27 | 2023-07-20 | Disco Corporation | wafer division process |
DE102015204698B4 (en) | 2015-03-16 | 2023-07-20 | Disco Corporation | Process for dividing a wafer |
FR3039700B1 (en) * | 2015-07-31 | 2017-08-11 | Commissariat Energie Atomique | METHOD OF DIRECT COLLAGE WITH ULTRASOUND SELF ALIGNMENT |
JP2017059707A (en) * | 2015-09-17 | 2017-03-23 | 富士通株式会社 | Lamination chip, base plate for mounting lamination chip, and manufacturing method of lamination chip |
US20170084490A1 (en) * | 2015-09-18 | 2017-03-23 | Stmicroelectronics, Inc. | Method for making ic with stepped sidewall and related ic devices |
US9793239B2 (en) | 2015-09-25 | 2017-10-17 | Advanced Micro Devices, Inc. | Semiconductor workpiece with selective backside metallization |
JP6524554B2 (en) * | 2016-05-30 | 2019-06-05 | パナソニックIpマネジメント株式会社 | Method of manufacturing element chip |
JP6524553B2 (en) * | 2016-05-30 | 2019-06-05 | パナソニックIpマネジメント株式会社 | Method of manufacturing element chip |
EP3555906A4 (en) * | 2016-12-16 | 2020-08-26 | The Government of the United States of America, as represented by the Secretary of the Navy | Selective oxidation of transition metal nitride layers within compound semiconductor device structures |
JP6791584B2 (en) * | 2017-02-01 | 2020-11-25 | 株式会社ディスコ | Processing method |
JP6817854B2 (en) * | 2017-02-28 | 2021-01-20 | 株式会社ディスコ | How to divide the resin package substrate |
JP2018170333A (en) * | 2017-03-29 | 2018-11-01 | 株式会社東芝 | Semiconductor device and method of manufacturing the same |
CN108878310B (en) * | 2017-05-12 | 2022-01-25 | 无锡华润安盛科技有限公司 | Chip cutting system and control circuit thereof |
JP7058904B2 (en) * | 2017-09-08 | 2022-04-25 | 株式会社ディスコ | Wafer processing method |
JP7237412B2 (en) * | 2018-05-14 | 2023-03-13 | 株式会社ディスコ | Wafer processing method |
JP7134561B2 (en) * | 2018-05-14 | 2022-09-12 | 株式会社ディスコ | Wafer processing method |
JP7130323B2 (en) * | 2018-05-14 | 2022-09-05 | 株式会社ディスコ | Wafer processing method |
JP7134560B2 (en) * | 2018-05-14 | 2022-09-12 | 株式会社ディスコ | Wafer processing method |
JP2019212811A (en) * | 2018-06-06 | 2019-12-12 | 株式会社ディスコ | Wafer processing method |
JP7143019B2 (en) * | 2018-06-06 | 2022-09-28 | 株式会社ディスコ | Wafer processing method |
JP2019212812A (en) * | 2018-06-06 | 2019-12-12 | 株式会社ディスコ | Wafer processing method |
JP2020024988A (en) * | 2018-08-06 | 2020-02-13 | 株式会社ディスコ | Wafer processing method |
JP2020024987A (en) * | 2018-08-06 | 2020-02-13 | 株式会社ディスコ | Wafer processing method |
JP7171136B2 (en) * | 2018-10-17 | 2022-11-15 | 株式会社ディスコ | Wafer processing method |
JP7171135B2 (en) * | 2018-10-17 | 2022-11-15 | 株式会社ディスコ | Wafer processing method |
JP7171134B2 (en) * | 2018-10-17 | 2022-11-15 | 株式会社ディスコ | Wafer processing method |
JP7229636B2 (en) * | 2019-01-17 | 2023-02-28 | 株式会社ディスコ | Wafer processing method |
JP7243016B2 (en) * | 2019-01-30 | 2023-03-22 | 日清紡マイクロデバイス株式会社 | Semiconductor device and its manufacturing method |
JP7277019B2 (en) * | 2019-03-05 | 2023-05-18 | 株式会社ディスコ | Wafer processing method |
JP7277021B2 (en) * | 2019-03-05 | 2023-05-18 | 株式会社ディスコ | Wafer processing method |
JP7277020B2 (en) * | 2019-03-05 | 2023-05-18 | 株式会社ディスコ | Wafer processing method |
CN112233987B (en) * | 2019-07-15 | 2022-11-01 | 矽磐微电子(重庆)有限公司 | Manufacturing method of chip packaging structure |
JP7346190B2 (en) * | 2019-09-17 | 2023-09-19 | キオクシア株式会社 | semiconductor manufacturing equipment |
JP7387228B2 (en) * | 2019-10-17 | 2023-11-28 | 株式会社ディスコ | Wafer processing method |
CN114628304A (en) * | 2020-12-10 | 2022-06-14 | 武汉新芯集成电路制造有限公司 | Chip bonding method |
CN112802864A (en) * | 2021-02-07 | 2021-05-14 | 长春长光圆辰微电子技术有限公司 | Method for opening back-illuminated image sensor bonding pad |
Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01280334A (en) | 1988-04-05 | 1989-11-10 | Toshiba Corp | Method for detecting location of semiconductor chip on semiconductor wafer |
JPH0669323A (en) | 1992-08-19 | 1994-03-11 | Tokyo Electron Ltd | Wafer detection device and wafer positioning device |
JP2833111B2 (en) | 1989-03-09 | 1998-12-09 | 日立化成工業株式会社 | Circuit connection method and adhesive film used therefor |
JPH11330013A (en) | 1998-05-20 | 1999-11-30 | Tokyo Seimitsu Co Ltd | Pattern image pickup device for wafer |
JP2002252245A (en) | 2001-02-22 | 2002-09-06 | Mitsubishi Electric Corp | Method for manufacturing semiconductor device |
US6638865B2 (en) * | 2000-10-10 | 2003-10-28 | Kabushiki Kaisha Toshiba | Manufacturing method of semiconductor chip with adhesive agent |
KR20030086450A (en) | 2003-08-01 | 2003-11-10 | 히다치 가세고교 가부시끼가이샤 | Adhesive for Bonding Circuit and Circuit Board Connected by Using the Same |
JP2004179616A (en) | 2002-10-04 | 2004-06-24 | Hitachi Chem Co Ltd | Adhesive sheet, its manufacturing method, and method of detecting foreign materials existing in adhesive sheet |
JP2004320057A (en) | 2000-05-12 | 2004-11-11 | Fujitsu Ltd | Method of manufacturing semiconductor chip and method for mounting same |
JP2005340431A (en) | 2004-05-26 | 2005-12-08 | Renesas Technology Corp | Method for manufacturing semiconductor device |
JP2006049482A (en) | 2004-08-03 | 2006-02-16 | Furukawa Electric Co Ltd:The | Semiconductor device manufacturing method and wafer processing tape |
JP2006093285A (en) | 2004-09-22 | 2006-04-06 | Disco Abrasive Syst Ltd | Method for dicing wafer from rear surface |
US20070218586A1 (en) * | 2006-03-16 | 2007-09-20 | Kabushiki Kaisha Toshiba | Manufacturing method of semiconductor device |
US20080315434A1 (en) * | 2007-06-19 | 2008-12-25 | Vertical Circuits, Inc. | Wafer level surface passivation of stackable integrated circuit chips |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003151924A (en) * | 2001-08-28 | 2003-05-23 | Tokyo Seimitsu Co Ltd | Dicing method and dicing apparatus |
US7335578B2 (en) * | 2002-04-11 | 2008-02-26 | Sekisui Chemical Co., Ltd. | Method for manufacturing semiconductor chip |
JP2004099833A (en) * | 2002-09-12 | 2004-04-02 | Three M Innovative Properties Co | Thermosetting adhesive composition, film adhesive, and semiconductor device |
WO2005004216A1 (en) * | 2003-07-08 | 2005-01-13 | Lintec Corporation | Hardenable pressure sensitive adhesive sheet for dicing/die-bonding and method for manufacturing semiconductor device |
JP2005209940A (en) * | 2004-01-23 | 2005-08-04 | Lintec Corp | Method for manufacturing semiconductor device |
JP2006156754A (en) * | 2004-11-30 | 2006-06-15 | Furukawa Electric Co Ltd:The | Dicing die bond tape |
-
2007
- 2007-06-20 US US12/306,285 patent/US8034659B2/en active Active
- 2007-06-20 CN CN2007800232967A patent/CN101473425B/en not_active Expired - Fee Related
- 2007-06-20 CN CN2011100081039A patent/CN102148179B/en not_active Expired - Fee Related
- 2007-06-20 WO PCT/JP2007/062427 patent/WO2007148724A1/en active Application Filing
- 2007-06-20 JP JP2008522496A patent/JP5181222B2/en active Active
- 2007-06-20 KR KR1020117002434A patent/KR101131366B1/en active IP Right Grant
- 2007-06-20 KR KR1020097001483A patent/KR101129762B1/en active IP Right Grant
- 2007-06-22 TW TW101134962A patent/TW201338064A/en unknown
- 2007-06-22 TW TW096122580A patent/TWI420608B/en not_active IP Right Cessation
-
2011
- 2011-10-18 JP JP2011229029A patent/JP5257499B2/en active Active
-
2013
- 2013-01-09 JP JP2013001933A patent/JP5573970B2/en active Active
Patent Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01280334A (en) | 1988-04-05 | 1989-11-10 | Toshiba Corp | Method for detecting location of semiconductor chip on semiconductor wafer |
JP2833111B2 (en) | 1989-03-09 | 1998-12-09 | 日立化成工業株式会社 | Circuit connection method and adhesive film used therefor |
JPH0669323A (en) | 1992-08-19 | 1994-03-11 | Tokyo Electron Ltd | Wafer detection device and wafer positioning device |
JPH11330013A (en) | 1998-05-20 | 1999-11-30 | Tokyo Seimitsu Co Ltd | Pattern image pickup device for wafer |
JP2004320057A (en) | 2000-05-12 | 2004-11-11 | Fujitsu Ltd | Method of manufacturing semiconductor chip and method for mounting same |
US6638865B2 (en) * | 2000-10-10 | 2003-10-28 | Kabushiki Kaisha Toshiba | Manufacturing method of semiconductor chip with adhesive agent |
JP2002252245A (en) | 2001-02-22 | 2002-09-06 | Mitsubishi Electric Corp | Method for manufacturing semiconductor device |
JP2004179616A (en) | 2002-10-04 | 2004-06-24 | Hitachi Chem Co Ltd | Adhesive sheet, its manufacturing method, and method of detecting foreign materials existing in adhesive sheet |
KR20030086450A (en) | 2003-08-01 | 2003-11-10 | 히다치 가세고교 가부시끼가이샤 | Adhesive for Bonding Circuit and Circuit Board Connected by Using the Same |
JP2005340431A (en) | 2004-05-26 | 2005-12-08 | Renesas Technology Corp | Method for manufacturing semiconductor device |
JP2006049482A (en) | 2004-08-03 | 2006-02-16 | Furukawa Electric Co Ltd:The | Semiconductor device manufacturing method and wafer processing tape |
US20070141330A1 (en) | 2004-08-03 | 2007-06-21 | The Furukawa Electric Co., Ltd. | Method of producing a semiconductor device, and wafer-processing tape |
JP2006093285A (en) | 2004-09-22 | 2006-04-06 | Disco Abrasive Syst Ltd | Method for dicing wafer from rear surface |
US20070218586A1 (en) * | 2006-03-16 | 2007-09-20 | Kabushiki Kaisha Toshiba | Manufacturing method of semiconductor device |
US20080315434A1 (en) * | 2007-06-19 | 2008-12-25 | Vertical Circuits, Inc. | Wafer level surface passivation of stackable integrated circuit chips |
Non-Patent Citations (7)
Title |
---|
English translation of International Preliminary Report on Patentability issued in corresponding application No. PCT/JP2007/062427 on Feb. 3, 2009. |
International Search Report issued in corresponding application No. PCT/JP2007/062427, completed Sep. 6, 2007 and mailed Sep. 18, 2007. |
Katsuyuki Mizuike, Eiichi Nomura, "Underfill materials for flip chip", Electronic Technology, Nikkan Kogyo Shimbun Ltd., Sep. 2001, extra edition, pp. 82-83. |
Kazutoshi Iida, "Development of materials for bare chip mounting", Electronic Technology, Nikkan Kogyo Shimbun Ltd., Sep. 2001, extra edition, pp. 84-87. |
Korean Office Action issued in co-pending related application 10-2011-7002434, dated Apr. 11, 2011 (no translation available; submitted for certification purposes only). |
Office Action issued in related Japanese application 2008-522496 on Aug. 23, 2011. |
Yoshinobu Homma, "Problems and possibility of flip chip assembly techniques-Underfill materials for flip chip", Electronic Materials, Kogyo Chosakai Publishing Co., Ltd., Sep. 1, 2000, vol. 39, No. 9, pp. 36-40. |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20110006419A1 (en) * | 2008-02-07 | 2011-01-13 | Sumitomo Bakelite Company Limited | Film for use in manufacturing semiconductor device, method for producing semiconductor device and semiconductor device |
US8759957B2 (en) | 2008-02-07 | 2014-06-24 | Sumitomo Bakelite Company Limited | Film for use in manufacturing semiconductor device, method for producing semiconductor device and semiconductor device |
US20100147358A1 (en) * | 2008-12-11 | 2010-06-17 | Sony Corporation | Method of transferring elements, element disposition substrate, device and method of manufacturing the same |
US8324029B2 (en) * | 2008-12-11 | 2012-12-04 | Sony Corporation | Method of transferring elements, element disposition substrate, device and method of manufacturing the same |
US9343338B2 (en) | 2011-03-23 | 2016-05-17 | Fasford Technology Co., Ltd. | Pick-up method of die bonder and die bonder |
US9543197B2 (en) | 2012-12-19 | 2017-01-10 | Intel Corporation | Package with dielectric or anisotropic conductive (ACF) buildup layer |
US20170179099A1 (en) * | 2012-12-19 | 2017-06-22 | Intel Corporation | Package with dielectric or anisotropic conductive (acf) buildup layer |
US20200399506A1 (en) * | 2017-12-01 | 2020-12-24 | Hitachi Chemical Company, Ltd. | Semiconductor device manufacturing method, curable resin composition for temporary fixation material, film for temporary fixation material, and laminated film for temporary fixation material |
US11840648B2 (en) * | 2017-12-01 | 2023-12-12 | Resonac Corporation | Semiconductor device manufacturing method, curable resin composition for temporary fixation material, film for temporary fixation material, and laminated film for temporary fixation material |
US12084599B2 (en) * | 2017-12-01 | 2024-09-10 | Resonac Corporation | Semiconductor device manufacturing method, curable resin composition for temporary fixation material, film for temporary fixation material, and laminated film for temporary fixation material |
US11222807B2 (en) * | 2019-04-17 | 2022-01-11 | Disco Corporation | Processing method and thermocompression bonding method for workpiece |
US11823942B2 (en) | 2019-04-17 | 2023-11-21 | Disco Corporation | Thermocompression bonding method for workpiece |
Also Published As
Publication number | Publication date |
---|---|
JP5573970B2 (en) | 2014-08-20 |
JP2013102190A (en) | 2013-05-23 |
CN102148179A (en) | 2011-08-10 |
JP5257499B2 (en) | 2013-08-07 |
JPWO2007148724A1 (en) | 2009-11-19 |
KR20110026499A (en) | 2011-03-15 |
CN101473425A (en) | 2009-07-01 |
CN102148179B (en) | 2012-05-30 |
CN101473425B (en) | 2011-02-09 |
WO2007148724A1 (en) | 2007-12-27 |
KR101129762B1 (en) | 2012-03-26 |
US20100003771A1 (en) | 2010-01-07 |
TW201338064A (en) | 2013-09-16 |
KR20090036568A (en) | 2009-04-14 |
JP2012054582A (en) | 2012-03-15 |
TWI420608B (en) | 2013-12-21 |
KR101131366B1 (en) | 2012-04-04 |
TW200816335A (en) | 2008-04-01 |
JP5181222B2 (en) | 2013-04-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8034659B2 (en) | Production method of semiconductor device and bonding film | |
JP5487619B2 (en) | Circuit member connecting adhesive and semiconductor device using the same | |
JP5890960B2 (en) | Flip chip mounting method | |
WO2010137442A1 (en) | Adhesive composition, adhesive sheet, and process for manufacture of semiconductor device | |
KR20140140042A (en) | Method and apparatus for manufacturing semiconductor device | |
JP5557526B2 (en) | Circuit member connecting adhesive and semiconductor device | |
KR101302933B1 (en) | Circuit member connecting adhesive and semiconductor device | |
US20110147905A1 (en) | Semiconductor device and method of manufacturing the same | |
JP2010245418A (en) | Electronic element, method of mounting the electronic element, and method of manufacturing electronic device | |
JP2009260219A (en) | Method of dicing semiconductor wafer, and method of manufacturing semiconductor device | |
JPWO2009072497A1 (en) | Circuit member connecting adhesive and semiconductor device | |
JP2009260225A (en) | Method of manufacturing semiconductor device | |
JP6222267B2 (en) | Semiconductor device manufacturing method and semiconductor device manufactured using the same | |
JP5445187B2 (en) | Circuit member connecting adhesive and semiconductor device using the same | |
JP2014074181A (en) | Manufacturing method of semiconductor device and semiconductor device manufactured thereby |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HITACHI CHEMICAL COMPANY, LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NAGAI, AKIRA;YASUDA, MASAAKI;HATAKEYAMA, KEIICHI;AND OTHERS;REEL/FRAME:023205/0542 Effective date: 20090105 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
AS | Assignment |
Owner name: SHOWA DENKO MATERIALS CO., LTD., JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:HITACHI CHEMICAL COMPANY, LTD.;REEL/FRAME:062917/0865 Effective date: 20201001 |
|
AS | Assignment |
Owner name: RESONAC CORPORATION, JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:SHOWA DENKO MATERIALS CO., LTD.;REEL/FRAME:062946/0125 Effective date: 20230101 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |
|
AS | Assignment |
Owner name: RESONAC CORPORATION, JAPAN Free format text: CHANGE OF ADDRESS;ASSIGNOR:RESONAC CORPORATION;REEL/FRAME:066599/0037 Effective date: 20231001 |