US6944780B1 - Adaptive voltage scaling clock generator for use in a digital processing component and method of operating the same - Google Patents
Adaptive voltage scaling clock generator for use in a digital processing component and method of operating the same Download PDFInfo
- Publication number
- US6944780B1 US6944780B1 US10/053,227 US5322702A US6944780B1 US 6944780 B1 US6944780 B1 US 6944780B1 US 5322702 A US5322702 A US 5322702A US 6944780 B1 US6944780 B1 US 6944780B1
- Authority
- US
- United States
- Prior art keywords
- clock signal
- clock
- signal
- processing component
- control circuitry
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime, expires
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/08—Clock generators with changeable or programmable clock frequency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3296—Power saving characterised by the action undertaken by lowering the supply or operating voltage
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Definitions
- the present invention is generally directed to low power integrated circuits and, more specifically, to systems for adjusting a power supply level of a digital processing component and methods of operating the same.
- ASIC application specific integrated circuit
- CPU central processing unit
- DSP digital signal processor
- VDD is set to a high level, such as +3.3 volts or +2.4 volts. If a CPU or DSP can operate a relatively slow clock frequency, such as 50 MHz, VDD may be set to a low level, such as +1.2 volts.
- a DSP or CPU may operate in only two modes: a+3.3 volt high power mode and a+1.2 volt low power mode, for example.
- the +1.2 volt VDD level used at 50 MHz may not be sufficient to operate at 100 MHz.
- the DSP or CPU will be required to operate at VDD of +3.3 volts.
- the CPU or DSP may consume far more power that is necessary to operate at 100 MHz.
- clock generator circuits that selectively apply a clock signal to a large scale digital integrated circuit when the power supply is at a sufficient level to meet the clock speed and are further capable of disabling the clock signal whenever the clock speed is changed until such time as the power supply, VDD, is adjusted to an optimum level suitable for the new clock speed.
- an adaptive voltage scaling (AVS) clock generator that is capable of generating a system clock signal, CLK, at a desired clock frequency, as specified by a digital processing component associated therewith.
- An important aspect of an AVS clock generator in accordance with the principles of the present invention is that it ensures proper operation of the digital processing component, which is capable of operating at different clock frequencies.
- the AVS clock generator when associated with power supply adjustment circuitry in accord with a related embodiment of this invention, further ensures optimum utilization of a power supply.
- the power supply voltage, VDD is finely adjusted to an optimum level to ensure that the rise times and propagation delays of the digital processing component are closely matched to the clock speed at which the digital processing component operates.
- clock control circuitry for selectively applying a clock signal to a digital processing component, wherein the clock signal is capable of being changed to a plurality of operating frequencies.
- the clock control circuitry operable to (i) receive a command to change a first operating frequency to a second operating frequency, (ii) disable the applied clock signal in response to the command, (iii) generate a test clock signal having the second operating frequency, (iv) apply the test clock signal to a power supply adjustment circuit, and (v) sense a status signal from the power supply adjustment circuit indicating that a power supply level of the digital processing component has been adjusted to an optimum value suitable for the second operating frequency.
- the clock control circuitry is further operable in response to the status signal to set the applied clock signal to the second operating frequency. In a further related embodiment, the clock control circuitry is further operable to enable the applied clock signal.
- the clock control circuitry comprises clock divider circuitry and a controller.
- the controller is operable to disable the applied clock signal in response to the received command and enable the applied clock signal in response to the status signal.
- the clock divider circuitry is operable to generate the test clock signal having the second operating frequency.
- the clock control circuitry is further operable to set the applied clock signal to the second operating frequency as a function of the test clock signal and the status signal.
- a digital circuit that includes a digital processing component having dynamic adaptive voltage scaling.
- the digital circuit further includes an adjustable clock source, an adjustable power supply, power supply adjustment circuitry, and clock control circuitry for selectively applying a clock signal to the digital processing component.
- the digital processing component is capable of operating at different clock frequencies.
- the adjustable power supply is capable of supplying power supply voltage, VDD, to the digital processing component.
- the power supply adjustment circuitry is capable of adjusting VDD.
- the clock control circuitry is operable to (i) receive a command to change a first operating frequency to a second operating frequency, (ii) in response to the command, disable the applied clock signal, (iii) generate a test clock signal having the second operating frequency, (iv) apply the test clock signal to the power supply adjustment circuit, and (v) sense a status signal from the power supply adjustment circuit indicating that a power supply level of the digital processing component has been adjusted to an optimum value suitable for the second operating frequency.
- the digital circuit further comprises N delay cells coupled in series, wherein each of the N delay cells has a delay D determined by a value of VDD, such that a clock edge applied to an input of a first delay cell ripples sequentially through the N delay cells.
- the power supply adjustment circuitry is operable to (i) monitor outputs of at least a K delay cell and a K+1 delay cell, (ii) determine that the clock edge has reached an output of the K delay cell and has not reached an output of the K+1 delay cell, and (iii) generate a control signal capable of adjusting VDD.
- the power supply adjustment circuitry determines that the clock edge has reached the K delay cell output and has not reached the K+1 delay cell output when a next sequential clock edge is applied to the first delay cell input. A total delay from the first delay cell input to the K delay cell output is greater than a maximum delay of the digital processing component.
- FIG. 1 illustrates a block diagram of digital processing system according to one exemplary embodiment of the present invention
- FIG. 2 illustrates the adaptive voltage scaling (AVS) slack time detector of FIG. 1 in greater detail according to an exemplary embodiment of the present invention
- FIG. 3 illustrates a timing diagram illustrating the operation of the adaptive voltage scaling (AVS) slack time detector according to the exemplary embodiment illustrated in FIG. 2 ;
- AVS adaptive voltage scaling
- FIG. 4A illustrates an exemplary delay cell according to a first exemplary embodiment of the present invention
- FIG. 4B illustrates an exemplary delay cell according to a second exemplary embodiment of the present invention
- FIG. 5 illustrates an adaptive voltage scaling (AVS) slack time detector according to an alternate exemplary embodiment of the present invention
- FIG. 6 depicts a flow diagram which illustrates an exemplary method of operating of the adaptive voltage scaling (AVS) slack time detector in the digital processing system of FIG. 1 according to an exemplary embodiment of the present invention
- FIG. 7 is a block diagram of the AVS clock generator in FIG. 1 according to a first exemplary embodiment of the present invention.
- FIG. 8 is a block diagram of the AVS clock generator in FIG. 1 according to a second exemplary embodiment of the present invention.
- FIG. 9 is a flow diagram illustrating the operation of the AVS clock generator in FIG. 1 according to the principles of the present invention.
- FIGS. 1 through 9 discussed below, and the various embodiments used to describe the principles of the present invention in this patent document are by way of illustration only and should not be construed in any way to limit the scope of the invention. Those skilled in the art will understand that the principles of the present invention may be implemented in any suitably arranged digital processing system.
- FIG. 1 illustrates a block diagram of digital processing system 100 according to one exemplary embodiment of the present invention.
- Digital processing system 100 comprises crystal oscillator 105 , phase-locked loop (PLL) frequency synthesizer 110 , adaptive voltage scaling (AVS) clock generator 115 , a digital processing component, labeled DSP/CPU is system 120 , adaptive voltage scaling (AVS) slack-time detector 125 , and adaptive voltage scaling (AVS) power supply 130 .
- PLL phase-locked loop
- AVS adaptive voltage scaling
- Exemplary crystal oscillator 105 generates an output reference frequency signal in which the reference frequency of the output is determined by the mechanical properties of a piezoelectric crystal.
- Exemplary PLL frequency synthesizer 110 is coupled to the output of crystal oscillator 105 and generates CLKEXT signal, which has an operating frequency that is a multiple of the reference frequency provided by crystal oscillator 105 .
- the CLKEXT signal may represent a set of clock frequencies.
- Exemplary AVS clock generator 115 is coupled to the output of PLL frequency synthesizer 110 , digital processing component 120 and AVS slack-time detector 125 and respectively receives as inputs CLKEXT signal, a FREQUENCY CONTROL signal and a STEADY signal.
- the FREQUENCY CONTROL signal sets the desired operating clock frequency, f clk , which is typically some fraction of the CLKEXT signal. For example, if the CLKEXT signal is 1.6 Ghz, AVS clock generator 115 may divide the CLKEXT signal by four to produce a 400 MHz clock as the CLK signal supplied to DSP/CPU system 120 .
- the STEADY signal indicates to AVS clock generator 115 that the power supply voltage, VDD, has been adjusted to a sufficient level to match the desired clock speed of the CLK signal.
- VDD power supply voltage
- the CLK signal is applied to DSP/CPU system 120 .
- the desired operating frequency is higher than the current operating frequency
- DSP/CPU system 120 may be any digital processing component designed for performing mathematical computations and may suitably be programable, meaning that digital processing component 120 may be used for manipulating different types of information, including sound, images, video, and the like.
- DSP/CPU system 120 has varying operating frequencies and is coupled to the output of AVS clock generator 115 and AVS power supply 130 .
- DSP/CPU system 120 generates the FREQUENCY CONTROL signal, as well as to communicate input/output (I/O) data with an associated processing system (not shown (e.g., mobile communication unit, computing system, and the like).
- I/O input/output
- Exemplary AVS slack-time detector 125 is a critical path slack-time discriminator in accordance with the principles of the present invention.
- AVS slack-time detector 125 comprises N delay cells and power supply adjustment circuitry (shown with reference to FIG. 2 ), and operable to control AVS power supply 130 to adjust VDD.
- the N delay cells are coupled in series, each of which has a delay (D) determined by a value of VDD, such that a clock edge applied to an input of a first delay cell ripples sequentially through the N delay cells.
- the power supply adjustment circuitry which is associated with the N delay cells, is capable of adjusting VDD and is operable to (i) monitor outputs of at least a K delay cell and a K+1 delay cell, (ii) determine that the clock edge has reached an output of the K delay cell and has not reached an output of the K+1 delay cell, and (iii) generate a control signal capable of adjusting VDD in response thereto.
- FIG. 2 illustrates AVS slack time detector 125 in greater detail according to an exemplary embodiment of the present invention.
- AVS slack time detector 125 comprises N sequential delay cells 201 , including exemplary delay cells 201 A, 201 B, 201 C, and 201 D, inverter 205 , status register 210 , decoder 215 , and digital filter 220 .
- Status register 210 further comprises edge-triggered flip-flop (FF) 211 and edge-triggered flip-flop (FF) 212 .
- Decoder 215 comprises inverter 216 .
- a rising edge on the REGCLK clock signal will ripple sequentially through each of the delay cells in the chain of N sequential delay cells 201 .
- the N delay cells 201 are identical components and are made from the same process as the gates in DSP/CPU system 120 .
- each of the delay cells in the chain of N delay cells has a variable propagation delay, D, between its input (I) and its output (O) that is substantially equal to the variable propagation delay, D, of all of the other N delay cells 201 .
- the propagation delays are said to be variable because the level of the power supply, VDD, affects the propagation delay, D.
- VDD the propagation delay, D, of each of the N delay cells 201 decreases.
- the propagation delay, D, of each of the N delay cells 201 increases.
- the combined propagation delay from the input of the first delay cell (i.e., delay cell 201 A) to the output of the K delay cell (i.e., delay cell 201 C) is K ⁇ D (i.e., K times D).
- Exemplary delay cells 201 A, 201 B, 201 C, and 201 D are sequentially labeled by their respective delay periods D1, D2, D(K), and D(K+1).
- the combined propagation delay, K ⁇ D, from the input of the first delay cell to the output of the K delay cell is designed to model the longest propagation delay through DSP/CPU system 120 , including a safety margin of M propagation delays, scaled by an appropriate factor in case all.
- the value of K may be set to 8, so that the output of the K delay cell represents eight propagation delays (8D) and the safety margin, M, is two propagation delays.
- the value of K may be set to 7, so that the output of the K delay cell represents seven propagation delays (7D) and the safety margin, M, is one propagation delay.
- the value of K may be set to 9, so that the output of the K delay cell represents nine propagation delays (9D) and the safety margin, M, is three propagation delays.
- the delay cells 201 are fabricated from the same process as the gates in DSP/CPU system 120 , the combined delay, K ⁇ D, at the output of the K delay cell (i.e. delay cell 201 C) changes proportionally, thereby tracking the longest propagation delay through DSP/CPU system 120 .
- AVS slack time detector 125 The purpose of AVS slack time detector 125 is to control the level of VDD so that a rising edge on the REGCLK clock signal received at the input of delay cell 201 A propagates to the output of the K delay cell (i.e., delay cell 201 C), but not to the output of the K+1 delay cell, by the time a falling edge on the REGCLK clock signal is received. If the rising edge propagates to the output of the K+1 delay cell (i.e., delay cell 201 D) or beyond, then VDD is too large for the current clock speed of the REGCLK clock signal and power is being wasted.
- VDD is too low for the current clock speed of the REGCLK clock signal and an error may occur due to the longest propagation delay through DSP/CPU system 120 .
- FIG. 3 is a timing diagram illustrating the operation of AVS slack time detector 125 according to the exemplary embodiment illustrated in FIG. 2 .
- One illustrative clock pulse is shown.
- the REGCLK clock signal is low (Logic 0).
- Inverter 205 inverts the REGCLK clock signal to produce the REGCLK* clock signal, which is applied to the reset (R) inputs of each of the N delay cells 201 .
- the REGCLK* clock signal is high (Logic 1), which forces the output (O) of each delay cell 201 to Logic 0.
- the REGCLK clock signal goes to Logic 1 (i.e., rising edge of clock pulse)
- the REGCLK* clock signal goes to Logic 0, thereby removing the reset (R) signal from all of the delay cells 201 .
- D1 the output of delay cell 201 A, referred to as Tap 1
- D2 the output of delay cell 201 B, referred to as Tap 2
- D(K) the output of delay cell 201 C, referred to as Tap K, goes to Logic 1 (as shown by dotted line).
- the output of delay cell 201 D After the K+1 propagation delay, D(K+1), the output of delay cell 201 D, referred to as Tap K+1, would normally go to Logic 1.
- the falling edge of the REGCLK clock signal occurs before the K+1 propagation delay completes.
- the falling edge of the REGCLK clock signal causes the REGCLK* clock signal to go to Logic 1 (i.e., rising edge), thereby applying a reset (R) signal to all of the N delay cells 201 and resetting the outputs (O) of all delay cells 201 back to Logic 0.
- Flip-flop (FF) 211 in status register 210 monitors the output of delay cell 201 C (i.e., Tap K) and flip-flop (FF) 212 in status register 210 monitors the output of delay cell 201 D (i.e., Tap K+1).
- the rising edge of the REGCLK* clock signal causes FF 211 and FF 212 to read the values of the outputs of delay cells 201 C and 201 D before the outputs are reset.
- the status of the outputs of delay cells 201 C and 201 D referred to as STATUS(A,B), are read on every falling edge of the REGCLK clock signal (i.e., the rising edge of the REGCLK* clock signal).
- the rising edge of the REGCLK clock signal propagates only as far as the output of the K delay cell (i.e., delay cell 201 C).
- the value of A which corresponds to the K delay cell output is, represents the raw signal, STEADY IN.
- the STEADY IN signal may fluctuate between 0 and 1 until the value of VDD is adjusted to a stable level.
- Digital filter 220 receives STEADY IN and determines when STEADY IN has become stable at Logic 1 before setting the STEADY signal at its output to Logic 1, thereby enabling AVS clock generator 115 .
- FIG. 4A illustrates exemplary delay cell 201 according to a first exemplary embodiment of the present invention.
- Delay cell 201 comprises inverter 401 and NOR gate 402 .
- the reset signal (R) is Logic 1
- the output (O) of NOR gate 402 is forced to Logic 0 and the input (I) is irrelevant.
- the reset signal (R) is Logic 0, the input I can pass through to the output (O) of NOR gate 402 .
- NOR gate 401 a rising edge appears at the output (O) of delay cells 201 after a total delay equal to the combined propagation delays of inverter 401 and NOR gate 402 .
- FIG. 4B illustrates exemplary delay cell 201 according to a second exemplary embodiment of the present invention.
- Delay cell 201 comprises NOR gate 402 and an odd number of sequential inverters 401 , including exemplary inverters 401 A and 401 B, and NOR gate 402 .
- the reset signal (R) is Logic 1
- the output (O) of NOR gate 402 is forced to Logic 0 and the input (I) is irrelevant.
- the reset signal (R) is Logic 0, the input I can pass through to the output (O) of NOR gate 402 .
- a rising edge at the input (I) of delay cell 201 is sequentially inverted an odd number of times by inverters 401 A through 401 B, and is then inverted one last time by NOR gate 401 .
- an even number of inversions occur and a rising edge appears at the output (O) of delay cells 201 after a total delay equal to the combined propagation delays of NOR gate 402 and all of the inverters 401 A through 401 B.
- the total delay of delay cell 201 may be manipulated by varying the number of inverters 401 in delay cell 201 .
- other types of gates that perform an inverting function may be used in place of simple inverters 401 .
- any type of gate that receives an input I and generates an inverted output, I* may be used.
- FIG. 5 illustrates AVS slack time detector 125 in greater detail according to an alternate exemplary embodiment of the present invention.
- the first embodiment of AVS slack time detector 125 illustrated in FIG. 2 produced two control signals, namely UP and DOWN, which could be used to adjust the level of VDD in relatively coarse incremental steps or relatively coarse decremental steps.
- AVS slack time detector 125 produces a plurality of control signals that may be used to increment or decrement the level of VDD by relatively small amounts and relatively large amounts.
- AVS slack time detector 125 in FIG. 5 is identical in most respects to AVS slack time detector 125 illustrated in FIG. 2 . The principal difference is in the number of delay cell 201 outputs that are monitored.
- AVS slack time detector 125 in FIG. 2 only monitored two delay cell 201 outputs (i.e., K and K+1).
- AVS slack time detector 125 in FIG. 5 monitors the outputs of more than the two delay cells 201 .
- status register 210 monitors the outputs of Tap R through Tap R+P, which represent a total of P+1 delay cell 201 outputs.
- the longest propagation delay through DSP/CPU system 120 is less than or equal to 6D (i.e., six propagation delays). If the safety margin, M, is one propagation delay and P equals 3, then Tap R is the output of the 7 th delay cell, Tap R+1 is the output of the 8 th delay cell, Tap R+2 is the output of the 9 th delay cell, and Tap R+3 is the output of the 10 th delay cell. These four delay cell outputs represent the outputs of the K ⁇ 1 delay cell, the K delay cell, the K+1 delay cell, and the K+2 delay cell, respectively.
- AVS slack time detector 125 is to control the level of VDD so that a rising edge on the REGCLK clock signal received at the input of delay cell 201 A propagates to the output of the K delay cell (Tap R+1), but not to the output of the K+1 delay cell (Tap R+2), by the time a falling edge on the REGCLK clock signal is received.
- the value of STATUS(K ⁇ 1,K,K+1,K+2) 1100.
- decoder 215 in FIG. 5 may generate a plurality of VDD control signals having different incremental step sizes or decremental step sizes according to the value of STATUS(K ⁇ 1,K,K+1,K+2).
- decoder 215 may generate a LARGE UP control signal that increments VDD by a relatively large amount (e.g., +0.1 volt step size). This corrects VDD more rapidly for large errors. If STATUS(K ⁇ 1,K,K+1,K+2) is 1000, then decoder 215 may generate a SMALL UP control signal that increments VDD by a relatively small amount (e.g., +0.01 volt step size). This increases VDD by small amounts for small errors without causing an overshoot.
- a relatively large amount e.g., +0.1 volt step size
- decoder 215 may generate a LARGE DOWN control signal that decrements VDD by a relatively large amount (e.g., ⁇ 0.1 volt step size). This corrects VDD more rapidly for large errors. If STATUS(K ⁇ 1,K,K+1,K+2) is 1110, then decoder 215 may generate a SMALL DOWN control signal that decrements VDD by a relatively small amount (e.g., ⁇ 0.01 volt step size). This decreases VDD by small amounts for small errors without causing an undershoot.
- a relatively large amount e.g., ⁇ 0.1 volt step size
- decoder 215 may generate LARGE DOWN, MEDIUM DOWN or SMALL DOWN control signals, respectively.
- AVS slack time detector 125 was described in terms of two trigger events, namely a first occurring rising edge of the REGCLK clock signal and the subsequent falling edge of the REGCLK clock signal, that are used to monitor the slack time and control the level of VDD.
- this is by way of illustration only and should not be construed so as to limit the scope of the present invention.
- AVS slack time detector 125 may be easily reconfigured so that a first occurring falling edge of the REGCLK clock signal and a subsequent rising edge of the REGCLK clock signal may be used as trigger events to monitor the slack time and control the level of VDD.
- FIG. 6 depicts flow diagram 600 , which illustrates the operation of AVS slack time detector 125 in digital processing system 100 according to an exemplary embodiment of the present invention.
- DSP/CPU system 120 sets the value of the FREQUENCY CONTROL signal to establish a new nominal clock operating speed (e.g., 50 MHz) (process step 605 ).
- AVS slack time detector 125 monitors the REGCLK signal and determines the amount of slack time, if any.
- the slack time is the time difference between the longest propagation delay in DSP/CPU system 120 and the pulse width of the REGCLK clock signal (process step 610 ).
- the longest propagation delay in DSP/CPU system 120 is represented by the total delay, K ⁇ D, at the output of the K delay cell 201 and the pulse width of the REGCLK clock signal is the length of time between a rising clock edge and the next falling clock edge of the REGCLK clock signal.
- the pulse width of the REGCLK clock signal is the length of time between a falling clock edge and the next rising clock edge of the REGCLK clock signal.
- FIG. 7 is a block diagram of AVS clock generator 115 according to a first exemplary embodiment of the present invention.
- AVS clock generator 115 provides clock control circuitry that comprises clock divider circuit 705 (labeled “DIVIDE BY N”), clock divider circuit 710 (labeled DIVIDE BY N 2 ”), and control block 715 .
- AVS clock generator 115 is operable to selectively apply a clock signal to digital processing component 120 .
- the clock signal is capable of being changed to a plurality of operating frequencies.
- Exemplary clock divider circuit 705 receives as inputs the CLKEXT signal from crystal oscillator 105 and the FREQUENCY CONTROL signal, N, from DSP/CPU system 120 .
- Exemplary clock divider circuit 710 receives as inputs the CLKEXT signal from crystal oscillator 105 and a second FREQUENCY CONTROL signal, N 2 , from control block 715 .
- Exemplary control block 715 receives as inputs the STEADY signal from AVS slack time detector 125 and the FREQUENCY CONTROL signal, N, from DSP/CPU system 120 .
- control block 715 In response to receiving the FREQUENCY CONTROL signal, control block 715 halts the CLK signal applied to DSP/CPU system 120 .
- Clock divider circuit 705 sets REGCLK signal to the new clock speed by dividing the CLKEXT signal by the FREQUENCY CONTROL signal.
- Control block 715 then monitors the STEADY signal while the level of AVS power supply 130 is adjusted to an optimum value for the new clock speed by AVS slack time detector 125 .
- control block 715 In response to receiving an enabled STEADY signal from AVS slack time detector 125 , control block 715 enables clock divider circuit 710 which thereby generates a new CLK signal by dividing the CLKEXT signal by the second FREQUENCY CONTROL signal value, N, and applies the new CLK signal to DSP/CPU system 120 .
- the second FREQUENCY CONTROL signal, N 2 In steady-state, the second FREQUENCY CONTROL signal, N 2 , is equal to the FREQUENCY CONTROL signal, N, or is scaled by a constant.
- FIG. 8 is a block diagram of AVS clock generator 115 according to a second exemplary embodiment of the present invention.
- AVS clock generator 115 again provides clock control circuitry for selectively applying a clock signal to DSP/CPU system 120 and comprises clock divider circuit 805 (labeled “DIVIDE BY N”), AND gate 810 , and control block 815 .
- Clock divider circuit 705 receives as inputs the CLKEXT signal from crystal oscillator 105 and the FREQUENCY CONTROL signal, N, from DSP/CPU system 120 .
- AND gate 810 receives as inputs the REGCLK signal from clock divider circuit 705 and an ENABLE signal from control block 815 .
- Exemplary control block 815 receives as inputs the STEADY signal from AVS slack time detector 125 and the FREQUENCY CONTROL signal, N, from DSP/CPU system 120 .
- control block 715 halts the CLK signal applied to DSP/CPU system 120 by setting the ENABLE signal to Logic 0.
- Clock divider circuit 705 sets REGCLK signal to the new clock speed by dividing the CLKEXT signal by the FREQUENCY CONTROL signal.
- Control block 715 then monitors the STEADY signal while the level of VDD power supply 130 is adjusted to an optimum value(s) for the new clock speed by AVS slack time detector 125 .
- control block 715 sets the ENABLE signal to Logic 1, in order to enable AND gate 810 and apply the new CLK signal (REGCLK) to DSP/CPU system 120 .
- FIG. 9 depicts flow diagram 900 , which illustrates the operation of AVS clock generator 115 according to the principles of the present invention.
- AVS clock generator 115 receives a new FREQUENCY CONTROL value, N, from DSP/CPU system 120 (process step 905 ).
- AVS clock generator 115 halts the CLK signal applied to DSP/CPU system 120 (process step 910 ).
- AVS clock generator 115 sets REGCLK signal to the new clock speed and monitors STEADY signal while the level of the VDD power supply (or optionally other operational parameters of digital processing system 100 ) is adjusted to an optimum value(s) for the new clock speed (process step 915 ).
- AVS clock generator 115 sets the CLK signal to the new clock speed and re-applies the CLK signal to DSP/CPU system 120 (process step 920 ).
- an advantageous embodiment of the present invention is directed to clock control circuitry for selectively applying a clock signal to a digital processing component wherein the clock signal is capable of being changed to a plurality of operating frequencies.
- the clock control circuitry is operable to (i) receive a command to change a first operating frequency to a second operating frequency, (ii) in response to the command, disable the applied clock signal, (iii) generate a test clock signal having the second operating frequency, (iv) apply the test clock signal to a power supply adjustment circuit, and (v) sense a status signal from the power supply adjustment circuit.
- the status signal indicates that a power supply level of the digital processing component has been adjusted to an optimum value suitable for the second operating frequency.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Power Sources (AREA)
- Logic Circuits (AREA)
- Compression Or Coding Systems Of Tv Signals (AREA)
- Analogue/Digital Conversion (AREA)
- Microcomputers (AREA)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/053,227 US6944780B1 (en) | 2002-01-19 | 2002-01-19 | Adaptive voltage scaling clock generator for use in a digital processing component and method of operating the same |
CNB038062046A CN100511098C (zh) | 2002-01-19 | 2003-01-17 | 一种用于大规模数字集成电路中的自适应电压定标时钟发生器及其工作方法 |
AU2003209296A AU2003209296A1 (en) | 2002-01-19 | 2003-01-17 | Adaptive voltage scaling clock generator for use in a large-scaledigital ntegrated circuit and method of operating the same |
PCT/US2003/001647 WO2003062972A2 (en) | 2002-01-19 | 2003-01-17 | Adaptive voltage scaling clock generator for use in a large-scaledigital ntegrated circuit and method of operating the same |
JP2003562769A JP2006502466A (ja) | 2002-01-19 | 2003-01-17 | デジタル処理コンポーネント内で使用する適応電圧スケーリングクロック発生器およびその操作方法 |
JP2009235368A JP4825291B2 (ja) | 2002-01-19 | 2009-10-09 | デジタル処理コンポーネント内で使用する適応電圧スケーリングクロック発生器およびその操作方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/053,227 US6944780B1 (en) | 2002-01-19 | 2002-01-19 | Adaptive voltage scaling clock generator for use in a digital processing component and method of operating the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US6944780B1 true US6944780B1 (en) | 2005-09-13 |
Family
ID=27609118
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/053,227 Expired - Lifetime US6944780B1 (en) | 2002-01-19 | 2002-01-19 | Adaptive voltage scaling clock generator for use in a digital processing component and method of operating the same |
Country Status (5)
Country | Link |
---|---|
US (1) | US6944780B1 (zh) |
JP (2) | JP2006502466A (zh) |
CN (1) | CN100511098C (zh) |
AU (1) | AU2003209296A1 (zh) |
WO (1) | WO2003062972A2 (zh) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7149903B1 (en) * | 2002-12-18 | 2006-12-12 | National Semiconductor Corporation | System and method for signal delay in an adaptive voltage scaling slack detector |
US20080256382A1 (en) * | 2007-04-12 | 2008-10-16 | International Business Machines Corporation | Method and system for digital frequency clocking in processor cores |
US20100153800A1 (en) * | 2008-12-16 | 2010-06-17 | Yung-Yu Wu | Logic tester and method for simultaneously measuring delay periods of multiple tested devices |
US7921312B1 (en) | 2007-09-14 | 2011-04-05 | National Semiconductor Corporation | System and method for providing adaptive voltage scaling with multiple clock domains inside a single voltage domain |
US20110089914A1 (en) * | 2009-10-15 | 2011-04-21 | National Semiconductor Corporation | Apparatus and method for isolating an adaptive voltage scaling (AVS) loop in a powered system |
US7996743B1 (en) * | 2008-04-01 | 2011-08-09 | Altera Corporation | Logic circuit testing with reduced overhead |
US8004329B1 (en) | 2010-03-19 | 2011-08-23 | National Semiconductor Corporation | Hardware performance monitor (HPM) with variable resolution for adaptive voltage scaling (AVS) systems |
US8151125B1 (en) | 2005-05-23 | 2012-04-03 | National Semiconductor Corporation | System and method for providing multi-point calibration of an adaptive voltage scaling system |
US8572426B2 (en) | 2010-05-27 | 2013-10-29 | National Semiconductor Corporation | Hardware performance monitor (HPM) with extended resolution for adaptive voltage scaling (AVS) systems |
US9093846B2 (en) | 2009-12-04 | 2015-07-28 | National Semiconductor Corporation | Methodology for controlling a switching regulator based on hardware performance monitoring |
US9529377B2 (en) | 2014-06-12 | 2016-12-27 | Huawei Technologies Co., Ltd. | Adaptive voltage scaling circuit and chip |
US10587253B1 (en) | 2018-11-29 | 2020-03-10 | Qualcomm Incorporated | Ring oscillator-based programmable delay line |
WO2022115192A1 (en) * | 2020-11-25 | 2022-06-02 | Qualcomm Incorporated | Adaptive voltage controller |
US11928003B2 (en) | 2019-11-19 | 2024-03-12 | Sony Semiconductor Solutions Corporation | Voltage control device |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2408116B (en) * | 2003-11-14 | 2006-09-20 | Advanced Risc Mach Ltd | Operating voltage determination for an integrated circuit |
KR101136036B1 (ko) | 2003-12-24 | 2012-04-18 | 삼성전자주식회사 | 유휴 모드에서의 전력 소모가 감소된 프로세서 시스템 및그 방법 |
CN1324421C (zh) * | 2004-08-23 | 2007-07-04 | 联想(北京)有限公司 | 一种中央处理器变频及中央处理器风扇变速的方法和装置 |
US7379718B2 (en) * | 2004-12-20 | 2008-05-27 | Marvell World Trade Ltd. | Method and apparatus to manage power consumption of a semiconductor device |
US7802216B2 (en) * | 2007-09-13 | 2010-09-21 | Rapid Bridge Llc | Area and power saving standard cell methodology |
KR100806295B1 (ko) * | 2007-11-26 | 2008-02-22 | 주식회사 룩센테크놀러지 | 출력전압 순응형 전압 변환 장치 및 그 방법 |
HUE038104T2 (hu) | 2009-03-30 | 2018-09-28 | Qualcomm Inc | Adaptív feszültségskálázás |
WO2014023812A1 (en) * | 2012-08-08 | 2014-02-13 | St-Ericsson Sa | Adaptive voltage scaling mechanism based on voltage shoot measurement |
CN104951029A (zh) * | 2014-03-25 | 2015-09-30 | 联芯科技有限公司 | 移动终端中cpu的电压提供方法及移动终端 |
US9118458B1 (en) * | 2014-04-24 | 2015-08-25 | Telefonaktiebolaget L M Ericsson (Publ) | Clock phase alignment |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4231335A (en) * | 1979-04-06 | 1980-11-04 | Borg-Warner Corporation | Control system for regulating air/fuel ratio |
US5812860A (en) * | 1996-02-12 | 1998-09-22 | Intel Corporation | Method and apparatus providing multiple voltages and frequencies selectable based on real time criteria to control power consumption |
US5941631A (en) * | 1998-10-29 | 1999-08-24 | Bright Yin Huey Co., Ltd. | Pendent lamp structure |
US6157247A (en) | 1996-08-07 | 2000-12-05 | Motorola, Inc. | Methods and circuits for dynamically adjusting a supply voltage and/or a frequency of a clock signal in a digital circuit |
WO2001035200A1 (en) | 1999-11-09 | 2001-05-17 | Advanced Micro Devices, Inc. | Dynamically adjusting a processor's operational parameters according to its environment |
US6498321B1 (en) * | 2001-04-09 | 2002-12-24 | Lincoln Global, Inc. | System and method for controlling an electric arc welder |
US20030071657A1 (en) | 2001-08-29 | 2003-04-17 | Analog Devices, Inc. | Dynamic voltage control method and apparatus |
US20030076183A1 (en) | 2001-10-22 | 2003-04-24 | Tam Simon M. | Adaptive variable frequency clock system for high performance low power microprocessors |
US20030093160A1 (en) | 2001-11-09 | 2003-05-15 | The Regents Of The University Of Colorado, A Body Corporate | Adaptive voltage regulator for powered digital devices |
US6664775B1 (en) * | 2000-08-21 | 2003-12-16 | Intel Corporation | Apparatus having adjustable operational modes and method therefore |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05158587A (ja) * | 1991-12-11 | 1993-06-25 | Kyocera Corp | 情報処理装置 |
JP3718251B2 (ja) * | 1994-02-28 | 2005-11-24 | 株式会社ルネサステクノロジ | データ処理装置 |
JPH08211960A (ja) * | 1995-01-31 | 1996-08-20 | Mitsubishi Electric Corp | マイクロコンピュータ |
AU4320197A (en) * | 1996-09-25 | 1998-04-17 | Matsushita Electric Industrial Co., Ltd. | Frequency-voltage conversion circuit, delay amount judgement circuit, system having frequency-voltage conversion circuit, method of adjusting input/output characterictics of frequency-voltage conversion circuit, and apparatus for automatically adjusting input/output |
JPH10222253A (ja) * | 1997-02-07 | 1998-08-21 | Hitachi Ltd | 情報処理システム |
JP3830656B2 (ja) * | 1998-04-13 | 2006-10-04 | 富士通株式会社 | 電源電圧調整回路及び半導体装置 |
JP2000091506A (ja) * | 1998-09-16 | 2000-03-31 | Matsushita Electric Ind Co Ltd | 半導体集積回路 |
JP2001159928A (ja) * | 1999-12-01 | 2001-06-12 | Mitsubishi Electric Corp | テスト機能を備えた内部動作クロック生成回路 |
-
2002
- 2002-01-19 US US10/053,227 patent/US6944780B1/en not_active Expired - Lifetime
-
2003
- 2003-01-17 JP JP2003562769A patent/JP2006502466A/ja active Pending
- 2003-01-17 CN CNB038062046A patent/CN100511098C/zh not_active Expired - Fee Related
- 2003-01-17 WO PCT/US2003/001647 patent/WO2003062972A2/en active Application Filing
- 2003-01-17 AU AU2003209296A patent/AU2003209296A1/en not_active Abandoned
-
2009
- 2009-10-09 JP JP2009235368A patent/JP4825291B2/ja not_active Expired - Fee Related
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4231335A (en) * | 1979-04-06 | 1980-11-04 | Borg-Warner Corporation | Control system for regulating air/fuel ratio |
US5812860A (en) * | 1996-02-12 | 1998-09-22 | Intel Corporation | Method and apparatus providing multiple voltages and frequencies selectable based on real time criteria to control power consumption |
US6157247A (en) | 1996-08-07 | 2000-12-05 | Motorola, Inc. | Methods and circuits for dynamically adjusting a supply voltage and/or a frequency of a clock signal in a digital circuit |
US5941631A (en) * | 1998-10-29 | 1999-08-24 | Bright Yin Huey Co., Ltd. | Pendent lamp structure |
WO2001035200A1 (en) | 1999-11-09 | 2001-05-17 | Advanced Micro Devices, Inc. | Dynamically adjusting a processor's operational parameters according to its environment |
US6664775B1 (en) * | 2000-08-21 | 2003-12-16 | Intel Corporation | Apparatus having adjustable operational modes and method therefore |
US6498321B1 (en) * | 2001-04-09 | 2002-12-24 | Lincoln Global, Inc. | System and method for controlling an electric arc welder |
US20030071657A1 (en) | 2001-08-29 | 2003-04-17 | Analog Devices, Inc. | Dynamic voltage control method and apparatus |
US20030076183A1 (en) | 2001-10-22 | 2003-04-24 | Tam Simon M. | Adaptive variable frequency clock system for high performance low power microprocessors |
US20030093160A1 (en) | 2001-11-09 | 2003-05-15 | The Regents Of The University Of Colorado, A Body Corporate | Adaptive voltage regulator for powered digital devices |
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7149903B1 (en) * | 2002-12-18 | 2006-12-12 | National Semiconductor Corporation | System and method for signal delay in an adaptive voltage scaling slack detector |
US8151125B1 (en) | 2005-05-23 | 2012-04-03 | National Semiconductor Corporation | System and method for providing multi-point calibration of an adaptive voltage scaling system |
US20080256382A1 (en) * | 2007-04-12 | 2008-10-16 | International Business Machines Corporation | Method and system for digital frequency clocking in processor cores |
US7917799B2 (en) * | 2007-04-12 | 2011-03-29 | International Business Machines Corporation | Method and system for digital frequency clocking in processor cores |
US7921312B1 (en) | 2007-09-14 | 2011-04-05 | National Semiconductor Corporation | System and method for providing adaptive voltage scaling with multiple clock domains inside a single voltage domain |
US7996743B1 (en) * | 2008-04-01 | 2011-08-09 | Altera Corporation | Logic circuit testing with reduced overhead |
US8099659B2 (en) * | 2008-12-16 | 2012-01-17 | Princeton Technology Corporation | Logic tester and method for simultaneously measuring delay periods of multiple tested devices |
US20100153800A1 (en) * | 2008-12-16 | 2010-06-17 | Yung-Yu Wu | Logic tester and method for simultaneously measuring delay periods of multiple tested devices |
US20110089914A1 (en) * | 2009-10-15 | 2011-04-21 | National Semiconductor Corporation | Apparatus and method for isolating an adaptive voltage scaling (AVS) loop in a powered system |
US9093846B2 (en) | 2009-12-04 | 2015-07-28 | National Semiconductor Corporation | Methodology for controlling a switching regulator based on hardware performance monitoring |
US8004329B1 (en) | 2010-03-19 | 2011-08-23 | National Semiconductor Corporation | Hardware performance monitor (HPM) with variable resolution for adaptive voltage scaling (AVS) systems |
US8572426B2 (en) | 2010-05-27 | 2013-10-29 | National Semiconductor Corporation | Hardware performance monitor (HPM) with extended resolution for adaptive voltage scaling (AVS) systems |
US9529377B2 (en) | 2014-06-12 | 2016-12-27 | Huawei Technologies Co., Ltd. | Adaptive voltage scaling circuit and chip |
US10587253B1 (en) | 2018-11-29 | 2020-03-10 | Qualcomm Incorporated | Ring oscillator-based programmable delay line |
US11928003B2 (en) | 2019-11-19 | 2024-03-12 | Sony Semiconductor Solutions Corporation | Voltage control device |
WO2022115192A1 (en) * | 2020-11-25 | 2022-06-02 | Qualcomm Incorporated | Adaptive voltage controller |
Also Published As
Publication number | Publication date |
---|---|
JP2010040053A (ja) | 2010-02-18 |
AU2003209296A1 (en) | 2003-09-02 |
JP2006502466A (ja) | 2006-01-19 |
WO2003062972A3 (en) | 2004-02-26 |
CN100511098C (zh) | 2009-07-08 |
JP4825291B2 (ja) | 2011-11-30 |
WO2003062972A2 (en) | 2003-07-31 |
CN1643480A (zh) | 2005-07-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6868503B1 (en) | Adaptive voltage scaling digital processing component and method of operating the same | |
US6944780B1 (en) | Adaptive voltage scaling clock generator for use in a digital processing component and method of operating the same | |
US6548991B1 (en) | Adaptive voltage scaling power supply for use in a digital processing component and method of operating the same | |
US6985025B1 (en) | System for adjusting a power supply level of a digital processing component and method of operating the same | |
US7594126B2 (en) | Processor system and method for reducing power consumption in idle mode | |
JP3323207B2 (ja) | 周波数―電圧変換回路、遅延量判定回路、周波数―電圧変換回路を備えたシステム、周波数―電圧変換回路の入出力特性を調整する方法、および周波数―電圧変換回路の入出力特性を自動調整する装置 | |
US5964881A (en) | System and method to control microprocessor startup to reduce power supply bulk capacitance needs | |
EP0701329A2 (en) | Phase locked loop with low power feedback path and method of operation | |
US5357204A (en) | One-shot clock generator circuit | |
US11545988B2 (en) | Method and apparatus for controlling clock cycle time | |
EP0570158B1 (en) | Frequency multiplication circuit and method for generating a stable clock signal | |
JP2005519367A (ja) | 直線電流ランプ | |
JPH09512935A (ja) | 高精度クロック分配回路 | |
US20070040594A1 (en) | Clock multipliers using filter bias of a phase-locked loop and methods of multiplying a clock | |
US10879882B1 (en) | Low-power fast-setting delay circuit | |
CN114265470A (zh) | 时钟电路及为cpu提供时钟的方法 | |
EP3282583B1 (en) | Oscillator circuit | |
US10826467B1 (en) | High-accuracy dual-mode free running oscillator | |
US20240178849A1 (en) | Method and Apparatus for Controlling Clock Cycle Time | |
CN116155205A (zh) | 一种倍频电路 | |
CN115407815A (zh) | 电压调节电路和方法、运算系统、集成模块和电路 | |
JPH11298304A (ja) | クロック逓倍回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NATIONAL SEMICONDUCTOR CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KRANZEN, BRUNO;MAKSIMOVIC, DRAGAN;REEL/FRAME:012842/0917;SIGNING DATES FROM 20020411 TO 20020415 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |