US5309400A - Sense circuit for non-volatile memory device - Google Patents

Sense circuit for non-volatile memory device Download PDF

Info

Publication number
US5309400A
US5309400A US08/111,589 US11158993A US5309400A US 5309400 A US5309400 A US 5309400A US 11158993 A US11158993 A US 11158993A US 5309400 A US5309400 A US 5309400A
Authority
US
United States
Prior art keywords
transistor
current
circuit
predetermined
sense circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US08/111,589
Other languages
English (en)
Inventor
Takao Akaogi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Semiconductor Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to US08/111,589 priority Critical patent/US5309400A/en
Application granted granted Critical
Publication of US5309400A publication Critical patent/US5309400A/en
Assigned to FUJITSU MICROELECTRONICS LIMITED reassignment FUJITSU MICROELECTRONICS LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: FUJITSU LIMITED
Assigned to FUJITSU SEMICONDUCTOR LIMITED reassignment FUJITSU SEMICONDUCTOR LIMITED CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: FUJITSU MICROELECTRONICS LIMITED
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/26—Sensing or reading circuits; Data output circuits

Definitions

  • the present invention generally relates to sense circuits, and more particularly to a sense circuit for reading data from a non-volatile memory device.
  • FIG. 1 shows an essential part of an example of a conventional sense circuit together with related parts of an erasable programmable read only memory (EPROM).
  • EPROM erasable programmable read only memory
  • a floating gate transistor Q6 corresponds to a memory cell of the EPROM, and this transistor Q6 receives a word line selection signal X from a word line 10.
  • a node N 3 corresponds to a bit line, and this node N 3 is coupled to a node N 2 which corresponds to a bus line via a transistor Q5.
  • the transistor Q5 receives a bit line selection signal Y.
  • Transistors Q1 and Q2 form an inverter and is used as a bias circuit for feeding back a signal at the node N 2 to a transistor Q4.
  • the potential at the node N 2 is set to approximately 1 V.
  • Driving transistors Q3 and Q8 form a current mirror circuit.
  • a transistor Q7 acts as a load and flows a current which is approximately 1/2 a cell current that a transistor Q6 flows.
  • a sensed data DATA is output from a terminal 11.
  • the bit line selection signal Y When sensing the data, the bit line selection signal Y is set to a high level to select a single bit line, and thus, a potential at the node N 3 is pulled up from 0 V to 1 V by the bias circuit. Thereafter, the word line selection signal X is set to a high level to select a single word line. For example, when a data is already written into the transistor Q6 (that is, the transistor Q6 is programmed), a current does not flow through the transistor Q6 and the potential at the base of the transistor is at the high level. In other words, the data DATA has the high level, and thus, a low-level data DATA is read out from the terminal 11.
  • a level fluctuation peculiar to a feedback circuit is generated by the bias circuit when the potential at the node N 3 is pulled up from 0 V to 1 V. For this reason, there is a problem in that the potential at the node N 1 and the potential of the data DATA fluctuate, thereby making a high-speed data read operation difficult. This problem is caused by a slow response of the inverter which is formed by the transistors Q1 and Q2 and a poor convergence of the level fluctuation of the bias circuit in a vicinity of a steady state level (1 V) of the node N 3 .
  • Another and more specific object of the present invention is to provide a sense circuit for a non-volatile memory device which includes a plurality of cell transistors which form memory cells, where each cell transistor is connected to one of a plurality of word lines and to one of a plurality of bit lines and the bit lines are connected to a bus line, comprising selecting means coupled to the bus line for selecting a predetermined cell transistor by selecting a predetermined bit line which is connected to the predetermined cell transistor, a feedback type bias circuit coupled to the selecting means for maintaining a potential of the bus line to a constant level, the feedback type bias circuit including a first transistor which flows a current to the bus line, detecting means coupled to the feedback type bias circuit for detecting whether or not a current flows through the predetermined cell transistor so as to read a data from the predetermined cell transistor, the detecting means including a terminal for outputting the read data, and current source means coupled to the feed back type bias circuit and including a second transistor for forcibly supplying a predetermined current to the first transistor, so that a
  • FIG. 1 is a circuit diagram showing an essential part of an example of a conventional sense circuit together with related parts of a non-volatile memory device;
  • FIG. 2 is a system block diagram showing a non-volatile memory device to which a sense circuit according to the present invention may be applied;
  • FIG. 3 is a circuit diagram showing an essential part of a first embodiment of the sense circuit according to the present invention together with related parts of the non-volatile memory device;
  • FIG. 4 shows a drain current versus gate voltage characteristic of a transistor in the sense circuit shown in FIG. 3;
  • FIG. 5 is a circuit diagram showing an essential part of a second embodiment of the sense circuit according to the present invention together with related parts of the non-volatile memory device.
  • FIG. 2 generally shows a non-volatile memory device to which a sense circuit according to the present invention may be applied.
  • An EPROM shown in FIG. 2 includes a memory cell array 51, a row decoder 52, a column decoder 53 and a sense amplifier 54.
  • Memory cells (Q6) are arranged in a matrix arrangement within the memory cell array 51, and each memory cell is connected to one of a plurality of word lines WL and to one of a plurality of bit lines BL.
  • the sense circuit according to the present invention is provided within the sense amplifier 54.
  • FIG. 3 A description will be given of a first embodiment of a sense circuit according to the present invention, by referring to FIG. 3.
  • FIG. 3 those parts which are basically the same as those corresponding parts in FIG. 1 are designated by the same reference numerals, and a description thereof will be omitted.
  • FIG. 3 and FIG. 5 which will be described later in the specification, a depletion type MOS transistor is indicated with a dot beside its drain.
  • a drain of a depletion type n-channel MOS transistor Q9 is connected to the node N 2 which corresponds to the bus line.
  • a drain of a depletion type n-channel MOS transistor Q10 is connected to the terminal 11, and a gate and a source of the transistor Q10 is connected to the power source which supplies the power source voltage Vss.
  • the transistor Q9 is used as a current source.
  • the transistor Q9 constantly supplies a current to lower the source potential of the transistor Q4 except in a standby mode in which the current consumption is reduced. Accordingly, a gate-source voltage of the transistor Q4 is biased to become greater than a threshold voltage V TH of the transistor Q4, and the transistor Q4 is used in a region II shown in FIG. 4 which shows a drain current I D versus gate voltage V G characteristic of the transistor Q4. In the region II, a change ⁇ I D /V G in I D /V G is sufficiently large and the drain current I D is linear with respect to the gate voltage V G . For this reason, when the cell current supplied by the transistor Q6 is 60 ⁇ A, for example, the bias current supplied by the transistor Q9 is set to a large value of 30 to 60 ⁇ A which is approximately the same as the cell current.
  • the cell current supplied by the transistor Q8 and the bias current supplied by the transistor Q9 flow to the transistor Q8.
  • a transistor Q10 is provided to cancel the bias current, and this transistor Q10 supplies a cancelling current equal to the bias current supplied by the transistor Q8.
  • the transistor Q4 is biased and activated by the transistor Q9, a current change in the transistor Q4 becomes greater than that obtainable in the conventional sense circuit even when a small change occurs in the gate voltage of the transistor Q4.
  • the level fluctuation which occurs when the bit line BL is selected and the potential at the node N 3 is pulled up from 0 V to 1 V converges quickly, thereby making it possible to carry out a high-speed data read operation.
  • FIG. 5 a description will be given of a second embodiment of the sense circuit according to the present invention, by referring to FIG. 5.
  • those parts which are the same as those corresponding parts in FIG. 3 are designated by the same reference numerals, and a description thereof will be omitted.
  • transistors Q11 through Q19 form a reference circuit having a circuit construction identical to the circuit formed by the transistors Q1 through Q9. No data is written into the transistor Q16 which is used as a dummy memory cell, that is, the transistor Q16 is not programmed.
  • the transistor Q15 is always ON.
  • a node N A at the gate of the transistor Q3 is connected to a gate of a transistor Q20, and a node N B at a gate of the transistor Q13 is connected to a gate of a transistor Q21.
  • the transistors Q20 and Q21 form a differential circuit together with transistors Q22 and Q23 which form a current mirror circuit. Further, drain and source of a transistor Q24 are respectively connected to the nodes N A and N B .
  • the current value of the transistor Q13 is set to two times the current value of the transistor Q3 in order to set the potential at the node N B to approximately 1/2 that at the node N A when no data is written into the transistor Q6.
  • the current value of the transistor Q19 is set to two times the current value of the transistor Q9.
  • a high-level equalizing signal EQ is supplied to a terminal 12 prior to the data sensing so as to turn the transistor Q24 ON and set the potentials at the nodes N A and N B to the same level. Thereafter, when the transistor Q24 is cut OFF and the bit line selection and the word line selection are made, the potential at the node N A becomes higher than that at the node N B when the data is written into the transistor Q6, and the differential circuit reads a low-level data DATA from the terminal 11 at a high speed.
  • the transistors Q9 and Q19 which are used as current sources respectively activate the transistors Q4 and Q14, and the high-speed data read operation is realized by the improved convergence of the level fluctuation, similarly as in the case of the first embodiment.

Landscapes

  • Read Only Memory (AREA)
US08/111,589 1990-02-19 1993-08-25 Sense circuit for non-volatile memory device Expired - Lifetime US5309400A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US08/111,589 US5309400A (en) 1990-02-19 1993-08-25 Sense circuit for non-volatile memory device

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2-37584 1990-02-19
JP2037584A JPH03241594A (ja) 1990-02-19 1990-02-19 半導体メモリのセンス回路
US65410691A 1991-02-12 1991-02-12
US08/111,589 US5309400A (en) 1990-02-19 1993-08-25 Sense circuit for non-volatile memory device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US65410691A Continuation 1990-02-19 1991-02-12

Publications (1)

Publication Number Publication Date
US5309400A true US5309400A (en) 1994-05-03

Family

ID=12501589

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/111,589 Expired - Lifetime US5309400A (en) 1990-02-19 1993-08-25 Sense circuit for non-volatile memory device

Country Status (5)

Country Link
US (1) US5309400A (ko)
EP (1) EP0443776B1 (ko)
JP (1) JPH03241594A (ko)
KR (1) KR950014090B1 (ko)
DE (1) DE69119802T2 (ko)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5661684A (en) * 1995-12-22 1997-08-26 International Business Machines Corporation Differential sense amplifier
US5666320A (en) * 1995-12-20 1997-09-09 International Business Machines Corporation Storage system

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2558904B2 (ja) * 1990-01-19 1996-11-27 株式会社東芝 半導体集積回路
DE69232210T2 (de) * 1991-12-27 2002-05-02 Fujitsu Ltd., Kawasaki Nicht-flüchtige Halbleiter-Speicher-Vorrichtung
DE4302195C2 (de) * 1993-01-27 1996-12-19 Telefunken Microelectron Verfahren zum Betrieb eines nichtflüchtigen Halbleiterspeichers
US5390147A (en) * 1994-03-02 1995-02-14 Atmel Corporation Core organization and sense amplifier having lubricating current, active clamping and buffered sense node for speed enhancement for non-volatile memory
WO2007122564A2 (en) * 2006-04-24 2007-11-01 Nxp B.V. Memory circuit and method for sensing a memory element

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4494219A (en) * 1981-02-05 1985-01-15 Tokyo Shibaura Denki Kabushiki Kaisha Nonvolatile read only memory device
US4535259A (en) * 1982-06-18 1985-08-13 Seeq Technology, Inc. Sense amplifier for use with a semiconductor memory array
EP0224125A2 (en) * 1985-11-25 1987-06-03 Motorola, Inc. Sense amplifier for a non-volatile memory
US4758748A (en) * 1986-03-10 1988-07-19 Fujitsu Limited Sense amplifier for programmable read only memory
EP0326004A2 (en) * 1988-01-29 1989-08-02 STMicroelectronics S.r.l. Circuit for sensing the state of matrix cells in MOS EPROM memories
US4896297A (en) * 1987-10-23 1990-01-23 Mitsubishi Denki Kabushiki Kaisha Circuit for generating a boosted signal for a word line
US4899070A (en) * 1988-07-13 1990-02-06 Altera Corporation Bit line sense amplifier for programmable logic devices

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63285800A (ja) * 1987-05-19 1988-11-22 Fujitsu Ltd 半導体メモリ装置

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4494219A (en) * 1981-02-05 1985-01-15 Tokyo Shibaura Denki Kabushiki Kaisha Nonvolatile read only memory device
US4535259A (en) * 1982-06-18 1985-08-13 Seeq Technology, Inc. Sense amplifier for use with a semiconductor memory array
EP0224125A2 (en) * 1985-11-25 1987-06-03 Motorola, Inc. Sense amplifier for a non-volatile memory
US4758748A (en) * 1986-03-10 1988-07-19 Fujitsu Limited Sense amplifier for programmable read only memory
US4896297A (en) * 1987-10-23 1990-01-23 Mitsubishi Denki Kabushiki Kaisha Circuit for generating a boosted signal for a word line
EP0326004A2 (en) * 1988-01-29 1989-08-02 STMicroelectronics S.r.l. Circuit for sensing the state of matrix cells in MOS EPROM memories
US4899070A (en) * 1988-07-13 1990-02-06 Altera Corporation Bit line sense amplifier for programmable logic devices

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
"A 1-Mbit CMOS EPROM with Enhanced Verification", Roberto Gastaldi et al, vol. 34, No. 5, Oct. 1988, New York, U.S., pp. 1150-1156.
"A 35-ns 64K EEPROM", Richard D. Jolly et al, 8107 IEEE Journal of Solid-State Circuits, vol. 20, No. 5, Oct. 5, 1985, New York, U.S., pp. 971-978.
A 1 Mbit CMOS EPROM with Enhanced Verification , Roberto Gastaldi et al, vol. 34, No. 5, Oct. 1988, New York, U.S., pp. 1150 1156. *
A 35 ns 64K EEPROM , Richard D. Jolly et al, 8107 IEEE Journal of Solid State Circuits, vol. 20, No. 5, Oct. 5, 1985, New York, U.S., pp. 971 978. *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5666320A (en) * 1995-12-20 1997-09-09 International Business Machines Corporation Storage system
US5661684A (en) * 1995-12-22 1997-08-26 International Business Machines Corporation Differential sense amplifier

Also Published As

Publication number Publication date
EP0443776A2 (en) 1991-08-28
KR950014090B1 (ko) 1995-11-21
DE69119802T2 (de) 1996-10-02
EP0443776B1 (en) 1996-05-29
JPH03241594A (ja) 1991-10-28
DE69119802D1 (de) 1996-07-04
KR920000078A (ko) 1992-01-10
EP0443776A3 (en) 1992-11-04

Similar Documents

Publication Publication Date Title
EP0136811B1 (en) Bit line load and column circuitry for a semiconductor memory
KR950007191B1 (ko) 다수의 반도체 메모리를 갖는 메모리 시스템
US5243573A (en) Sense amplifier for nonvolatile semiconductor storage devices
US5969995A (en) Static semiconductor memory device having active mode and sleep mode
US4504748A (en) Sense amplifier circuit
US5966319A (en) Static memory device allowing correct data reading
EP0639000B1 (en) Flip-flop type amplifier circuit
US6222780B1 (en) High-speed SRAM having a stable cell ratio
US6344992B1 (en) SRAM operating with a reduced power dissipation
US5373473A (en) Amplifier circuit and semiconductor memory device employing the same
US4987560A (en) Semiconductor memory device
US6466501B2 (en) Semiconductor memory device having sense amplifier and method for driving sense amplifier
US6212124B1 (en) Static RAM having word line driving circuitry shared by all the memory cells provided therein
US5309400A (en) Sense circuit for non-volatile memory device
US5572467A (en) Address comparison in an inteagrated circuit memory having shared read global data lines
US5229966A (en) Current control circuit for dynamic memory
US5757711A (en) Amplifier circuit and complementary amplifier circuit with limiting function for output lower limit
US5706236A (en) Semiconductor memory device
US6307772B1 (en) Static type semiconductor memory device for lower current consumption
EP0508652B1 (en) Semiconductor memory circuit
US4394748A (en) ROM Column select circuit and sense amplifier
US5864507A (en) Dual level wordline clamp for reduced memory cell current
KR100190366B1 (ko) 반도체 메모리 장치 및 그 전원인가방법
US4661926A (en) Bit line gain circuit for read only memory
KR19990016994A (ko) 반도체 메모리장치

Legal Events

Date Code Title Description
STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: FUJITSU MICROELECTRONICS LIMITED, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021998/0645

Effective date: 20081104

Owner name: FUJITSU MICROELECTRONICS LIMITED,JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU LIMITED;REEL/FRAME:021998/0645

Effective date: 20081104

AS Assignment

Owner name: FUJITSU SEMICONDUCTOR LIMITED, JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:FUJITSU MICROELECTRONICS LIMITED;REEL/FRAME:024982/0245

Effective date: 20100401