US20180366424A1 - Device Package with Reduced Radio Frequency Losses - Google Patents

Device Package with Reduced Radio Frequency Losses Download PDF

Info

Publication number
US20180366424A1
US20180366424A1 US15/628,365 US201715628365A US2018366424A1 US 20180366424 A1 US20180366424 A1 US 20180366424A1 US 201715628365 A US201715628365 A US 201715628365A US 2018366424 A1 US2018366424 A1 US 2018366424A1
Authority
US
United States
Prior art keywords
layer
device package
substrate
covering
thickness
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US15/628,365
Other languages
English (en)
Inventor
Pedro Augusto Borrego Lambin Torres Amaral
Ewa Brox-Napieralska
Bernd Goller
Andreas Wiesbauer
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Priority to US15/628,365 priority Critical patent/US20180366424A1/en
Assigned to INFINEON TECHNOLOGIES AG reassignment INFINEON TECHNOLOGIES AG ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: Borrego Lambin Torres Amaral, Pedro Augusto, WIESBAUER, ANDREAS, BROX-NAPIERALSKA, EWA, GOLLER, BERND
Priority to CN201810631347.4A priority patent/CN109103171B/zh
Priority to EP18178854.8A priority patent/EP3421415A3/en
Publication of US20180366424A1 publication Critical patent/US20180366424A1/en
Priority to US16/402,683 priority patent/US11574879B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
    • B81B7/00—Microstructural systems; Auxiliary parts of microstructural devices or systems
    • B81B7/0009—Structural features, others than packages, for protecting a device against environmental influences
    • B81B7/0025—Protection against chemical alteration
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64—Impedance arrangements
    • H01L23/66—High-frequency adaptations
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81B—MICROSTRUCTURAL DEVICES OR SYSTEMS, e.g. MICROMECHANICAL DEVICES
    • B81B7/00—Microstructural systems; Auxiliary parts of microstructural devices or systems
    • B81B7/0032—Packages or encapsulation
    • B81B7/0064—Packages or encapsulation for protecting against electromagnetic or electrostatic interferences
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4817—Conductive parts for containers, e.g. caps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H01L23/06—Containers; Seals characterised by the material of the container or its electrical properties
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • H01L23/18—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
    • H01L23/20—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device gaseous at the normal operating temperature of the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/315—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the encapsulation having a cavity
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/03—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01Q—ANTENNAS, i.e. RADIO AERIALS
    • H01Q1/00—Details of, or arrangements associated with, antennas
    • H01Q1/12—Supports; Mounting means
    • H01Q1/22—Supports; Mounting means by structural association with other equipment or articles
    • H01Q1/2283—Supports; Mounting means by structural association with other equipment or articles mounted in or on the surface of a semiconductor substrate as a chip-type antenna or integrated with other components into an IC package
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01Q—ANTENNAS, i.e. RADIO AERIALS
    • H01Q1/00—Details of, or arrangements associated with, antennas
    • H01Q1/36—Structural form of radiating elements, e.g. cone, spiral, umbrella; Particular materials used therewith
    • H01Q1/38—Structural form of radiating elements, e.g. cone, spiral, umbrella; Particular materials used therewith formed by a conductive layer on an insulating support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/273—Manufacturing methods by local deposition of the material of the layer connector
    • H01L2224/2731—Manufacturing methods by local deposition of the material of the layer connector in liquid form
    • H01L2224/2732—Screen printing, i.e. using a stencil
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H01L2924/143—Digital devices
    • H01L2924/1433—Application-specific integrated circuit [ASIC]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/146—Mixed devices
    • H01L2924/1461—MEMS
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15151—Shape the die mounting substrate comprising an aperture, e.g. for underfilling, outgassing, window type wire connections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16196—Cap forming a cavity, e.g. being a curved metal foil
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/162—Disposition
    • H01L2924/16251—Connecting to an item not being a semiconductor or solid-state body, e.g. cap-to-substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/3025—Electromagnetic shielding

Definitions

  • the present invention relates generally to a device package, and, in particular embodiments, to device package structures and the methods of formation thereof.
  • a sensor operating in a harsh radio frequency environment may experience error in sensor readings due to radio frequency signals.
  • Radio frequency signals that are incident on the sensor package may interfere directly with sensor readings or may induce electric currents in the sensor package that generate heat at the sensor. This heat may introduce error in sensor readings.
  • Sensor packages that reduce or eliminate radio frequency interference and heat generation at the sensor caused by nearby radio frequency devices may be desirable.
  • a device package includes a semiconductor device.
  • the semiconductor device is disposed on a substrate.
  • the device package further includes a covering.
  • the covering is disposed on the substrate and surrounds the semiconductor device.
  • the covering includes a void, a first layer, and a second layer.
  • the void is between an interior surface of the covering and the semiconductor device.
  • the first layer has a first electrical conductivity and a first thickness.
  • the second layer is disposed under the first layer.
  • the second layer has a second electrical conductivity and a second thickness.
  • the first electrical conductivity is greater than the second electrical conductivity.
  • the first thickness is less than the second thickness.
  • a method of forming a device package includes attaching a semiconductor device to a substrate, forming a covering, and attaching the covering to the substrate with the semiconductor device.
  • Forming the covering includes forming a first layer over a second layer. A conductivity of the first layer is greater than a conductivity of the second layer. A thickness of the first layer is less than a thickness of the second layer.
  • Forming the covering further includes mechanically shaping the covering to a cup-shaped structure comprising an opening. The semiconductor device is disposed in the opening.
  • a device package includes a multilayer protective covering.
  • the multilayer protective covering includes a core layer, an electrically conductive layer, a corrosion resistant layer, and a metal layer.
  • the core layer is for mechanically supporting the covering.
  • the core layer has a first thickness less than 200 ⁇ m.
  • the electrically conductive layer is disposed over a first surface of the core layer.
  • the electrically conductive layer has a second thickness less than 20 ⁇ m.
  • the multilayer protective covering is indented to include a recessed region.
  • the core layer surrounds the recessed region.
  • the corrosion resistant layer is disposed over the electrically conductive layer.
  • the metal layer is disposed over the corrosion resistant layer.
  • FIG. 1 illustrates an example device package in which a device is enclosed by a multilayer protective covering in accordance with an embodiment of the invention
  • FIG. 2 illustrates an example device package in which a sensor and an integrated circuit chip are enclosed by a multilayer protective covering in accordance with an embodiment of the invention
  • FIGS. 3A-3D illustrate an example multilayer protective covering in accordance with an embodiment of the invention
  • FIG. 3A illustrates a core layer of the multilayer protective covering
  • FIG. 3B illustrates the multilayer protective covering after forming an electrically conductive layer on the core layer
  • FIG. 3C illustrates the multilayer protective covering after forming an outer surface layer and an inner surface layer on the electrically conductive layer and the core layer respectively
  • FIG. 3D illustrates the multilayer protective covering after shaping the multilayer protective covering;
  • FIGS. 4A-4D illustrate an example device package in which a sensor and an integrated circuit chip are attached to a substrate in accordance with an embodiment of the invention
  • FIG. 4A illustrates the device package after forming conductive pads on the substrate
  • FIG. 4B illustrates the device package after forming an opening in the substrate
  • FIG. 4C illustrates the device package after attaching a sensor and an integrated circuit chip to the conductive pads on the substrate
  • FIG. 4D illustrates the device package after forming electrical connections to the sensor and the integrated circuit chip using wire bonds;
  • FIG. 5 illustrates an example device package in which a sensor and an integrated circuit chip are enclosed by a multilayer protective covering after attaching the multilayer protective covering to conductive pads on a substrate in accordance with an embodiment of the invention
  • FIGS. 6A-6E illustrate various example multilayer protective coverings in accordance with embodiments of the invention
  • FIG. 6A illustrates an example multilayer protective covering in which a segment of the multilayer protective covering is indicated
  • FIG. 6B illustrates an example structure of the multilayer protective covering
  • FIG. 6C illustrates another example structure of the multilayer protective covering
  • FIG. 6D illustrates yet another example structure of the multilayer protective covering
  • FIG. 6E illustrates still another example structure of the multilayer protective covering
  • FIG. 7 illustrates an example multilayer protective covering in which representative dimensions are indicated in accordance with an embodiment of the invention
  • FIGS. 8A-8D illustrate various example multilayer protective coverings in accordance with embodiments of the invention
  • FIG. 8A illustrates an example structure of a multilayer protective covering including a thermally insulating layer
  • FIG. 8B illustrates another example structure of a multilayer protective covering including a thermally insulating layer
  • FIG. 8C illustrates yet another example structure of a multilayer protective covering including a thermally insulating layer
  • FIG. 8D illustrates still another example structure of a multilayer protective covering including a thermally insulating layer;
  • FIG. 9 illustrates the change in radio frequency loss versus copper conductive layer thickness for a multilayer protective cover in accordance with embodiments of the invention.
  • FIG. 10 illustrates the change in radio frequency loss versus brass conductive layer thickness for a multilayer protective cover in accordance with embodiments of the invention.
  • Radio frequency loss Device packages that limit the effects of radio frequency signals may be useful in applications that include sensitive devices that are in range of radio frequency devices, especially when the sensitive devices are negatively influenced by electromagnetic radiation and/or temperature variation.
  • Electrically conductive protective coverings may be used to prevent radio frequency signals from reaching sensitive devices. However, even if the radio frequency signals do not pass through the protective covering, the radio frequency signals may still induce electric currents known as eddy currents in the protective covering. These eddy currents can convert the electromagnetic energy of the radio frequency signals into thermal energy due to the resistivity of the material in the protective covering. This loss of energy or power from the radio frequency signal is called radio frequency loss.
  • Thermal energy generated in the protective covering due to radio frequency losses may be transferred to the sensitive device through heat transfer mechanisms such as convection, diffusion, radiation, and the like. Since the quantity of thermal energy generated may be directly related to radio frequency losses, reducing radio frequency losses in the protective covering may reduce or eliminate heat transfer to devices enclosed by the protective covering.
  • a semiconductor device package with reduced radio frequency losses is implemented using a multilayer protective covering, which may be attached to a carrier or substrate.
  • the carrier includes one or more devices attached to the carrier and enclosed by the multilayer protective covering.
  • the multilayer protective covering includes a core layer and an electrically conductive layer.
  • the core layer is thicker than the electrically conductive layer.
  • An empty space or void is formed by the multilayer protective covering such that the multilayer protective covering does not directly contact the devices enclosed within.
  • the multilayer protective covering may have the benefit of reducing thermal crosstalk between devices.
  • the combination of the core layer and the electrically conductive layer may advantageously and simultaneously provide mechanical stability and high electrical conductivity.
  • the multilayer protective covering may be a low-cost solution compared to conventional protective coverings with similar properties. Additionally, the multilayer protective covering may be formed such that it is also resistant to corrosion and chemical stress.
  • the multilayer protective covering may also have the benefit of having solderable outer surfaces so that it can be electrically coupled to a ground potential, for example.
  • most or all of the induced electric current may advantageously flow in the electrically conductive layer of the multilayer protective covering. This may have the additional benefit of enabling a larger variety of materials as viable options for the core layer.
  • the electrical conductivity of the electrically conductive layer may advantageously allow the multilayer protective covering to be thinner than conventional protective coverings with similar properties. This may also reduce the weight, cost, and footprint of the device package.
  • Embodiments provided below describe various structures of device packages and various methods of forming device packages, in particular, device packages that have reduced radio frequency losses.
  • the device packages as described herein may have various advantages over conventional device packages.
  • the following description describes the embodiments.
  • Two embodiment device packages that have a multilayer protective covering will be described using FIGS. 1 and 2 .
  • An embodiment process flow for forming a multilayer protective covering will be described using FIGS. 3A-3D .
  • An embodiment process flow for forming a device package will be described using FIGS. 4A-4D .
  • An enlarged view of an embodiment device package that may result as a product of the process flows of FIGS. 3A-3D and 4A-4D will be described using FIG. 5 .
  • FIGS. 5 Several embodiment multilayer protective coverings will be described using FIGS.
  • FIGS. 6A-6E Several representative dimensions of an embodiment multilayer protective covering will be described using FIG. 7 .
  • FIGS. 8A-8D Various embodiment multilayer protective coverings that have a thermally insulating layer will be described using FIGS. 8A-8D .
  • FIGS. 9 and 10 will be used to describe the relationship between radio frequency loss and the thickness of the conductive layer.
  • FIG. 1 illustrates an example device package in which a device is enclosed by a multilayer protective covering in accordance with an embodiment of the invention.
  • a device package 100 includes a device 117 disposed on substrate no.
  • the device 117 is attached to substrate no by way of an intervening interface structure 113 .
  • the substrate 100 may be any suitable substrate used as a carrier.
  • substrate no may be a metal, ceramic, glass, or semiconductor substrate.
  • the substrate no is a printed circuit board including a laminate material.
  • the printed circuit board may include multiple laminate layers and conductive layers to provide mechanical support and electrical connectivity for device 117 as well as other devices.
  • the substrate no may include additional contact pads, connectors, through vias, ground planes, conductive traces, redistribution layers, surface mounted devices, embedded and/or integrated devices, and electric circuits.
  • interface structure 113 may be a patterned conductive layer such as one or more contact pads, a conductive adhesive, a ball grid array, or an array of conductive pillars.
  • the interface structure 113 may include a conductive material such as a metal.
  • the interface structure 113 includes copper (Cu).
  • the interface structure 113 includes gold (Au), aluminum (Al), tin (Sn), lead (Pb), nickel (Ni), palladium (Pd), and/or the like.
  • the interface structure 113 may comprise non-conductive materials such as an epoxy resin, for example.
  • the interface structure 113 may be replaced with an entirely non-conductive interface and all connections may be made using wire bonds or other suitable means.
  • the device 117 may be any type of device. Possible devices may include microelectromechanical systems (MEMS) devices, semiconductor circuits, electromagnetic devices, electrochemical devices, and the like. In various embodiments, device 117 may include integrated devices as well as discrete components. In one embodiment, device 117 is an integrated circuit chip that includes integrated semiconductor devices. In various embodiments, device 117 includes a sensor. In various embodiments, device 117 includes a MEMS sensor and is a silicon microphone (SiMIC) in one embodiment.
  • MEMS microelectromechanical systems
  • SiMIC silicon microphone
  • Device 117 may be packaged, partially packaged, or may be unpackaged as in a bare die.
  • device 117 is mechanically and electrically coupled to substrate no using the interface structure 113 .
  • device 117 is mechanically coupled to substrate no using the interface structure 113 and electrically coupled to substrate no using other means such as wire bonding, a ball grid array, flip chip configuration, and the like.
  • wire bonding a ball grid array, flip chip configuration, and the like.
  • the operation and longevity of device 117 may be affected by environmental conditions such as changes in temperature and electromagnetic interference. Device 117 may also be affected by physical or electrical contact with other objects. In one embodiment, the operation of device 117 is adversely affected by changes in temperature. In this and other embodiments, devices susceptible to outside influences may be referred to as being “sensitive” to certain conditions. For example, a device affected by elevated temperatures may be referred to as being sensitive to elevated temperatures and so on.
  • the device package 100 includes a multilayer protective covering 120 that is attached to substrate 110 using interface structure 113 .
  • the multilayer protective covering 120 in combination with substrate 110 encloses device 117 .
  • Multiplayer protective covering 120 may provide protection to device 117 from outside influences.
  • a void 112 may exist between device 117 and multilayer protective covering 120 .
  • the void 112 may be filled with a gas such as air, nitrogen (N 2 ), and argon (Ar) or may be a vacuum.
  • the void may advantageously provide a level of protection to device 117 from physical and thermal influences occurring outside the multilayer protective covering 120 .
  • the multilayer protective covering 120 includes a core layer 132 and an electrically conductive layer 142 .
  • the core layer 132 may include a mechanically stable material.
  • the core layer 132 is a metal and is brass in one embodiment.
  • the specific alloy of the brass core layer may be chosen to improve the mechanical properties of the multilayer protective covering 120 .
  • a brass core layer may be a higher zinc content alloy such as having 30% zinc, and about 70% copper.
  • any type of brass comprising a good mechanical tensile strength and toughness suitable for packaging may be used.
  • the core layer 132 may comprise less of expensive metals such as silver or copper while having more of less expensive metals such as zinc. Accordingly, in other embodiments, the core layer 132 may include other metals such as iron alloys such as stainless steel.
  • the core layer 132 is nickel silver.
  • nickel silver typically refers to an alloy of copper and nickel and does not contain elemental silver.
  • nickel silver will refer to the common alloy including elemental copper and nickel and does not refer to an alloy including silver (Ag).
  • Nickel silver may also include other metals such as zinc.
  • a nickel silver core layer may include 60% copper, 20% nickel, and 20% zinc (CuNi 20 Zn 20 ). Variations of nickel silver may also be referred to by other names including German silver and nickel brass.
  • the material of the core layer 132 may have a lower electrical conductivity than the material of the electrically conductive layer 142 .
  • the core layer 132 has an electrical conductivity between zero and 20 MS/m. In one embodiment, the core layer 132 has an electrical conductivity of about 15 MS/m. In another embodiment, the core layer 132 has an electrical conductivity of about 5 MS/m.
  • the electrically conductive layer 142 is substantially a pure metal and is copper (Cu) in one embodiment. In other embodiments, the electrically conductive layer 142 includes other materials such as silver. In further embodiments, the electrically conductive layer 142 is a high conductivity alloy of copper such as 95% copper and less than or equal to 5% zinc such as 5% zinc, e.g., 0.1% to 5% zinc.
  • the electrically conductive layer 142 may be a homogeneous material or may include multiple materials in any configuration. For example, electrically conductive layer 142 may be a multilayer material. Alternatively or additionally, electrically conductive layer 142 may be a structured material including various regions of multiple materials.
  • the material of the electrically conductive layer 142 may be chosen to have a higher electrical conductivity than the material of the core layer 132 .
  • the electrically conductive layer 142 has an electrical conductivity between 30 MS/m (10 6 Siemens per meter) and 65 MS/m.
  • the electrically conductive layer 142 has an electrical conductivity of about 58 MS/m.
  • the electrically conductive layer 142 has an electrical conductivity of about 33 MS/m.
  • the electrically conductive layer 142 has an electrical conductivity of about 63 MS/m.
  • the electrical conductivity of the electrically conductive layer 142 is greater than the core layer 132 by about 20% to 400%. In one embodiment, the electrical conductivity of the electrically conductive layer 142 is greater than the core layer 132 by about 200% to about 300%.
  • the multilayer protective covering 120 may be advantageously configured such that a substantial part or all of the electrical current that flows through multilayer protective covering 120 flows only through the electrically conductive layer 142 .
  • the thickness of the electrically conductive layer 142 is designed to be at least three times the skin depth of the material of the electrically conductive layer 142 .
  • the thickness of the electrically conductive layer 142 is three to five times the skin depth.
  • Electric currents flowing in multilayer protective covering 120 may be induced for example, by magnetic fields due to radio frequency signals, for example. Because the electrically conductive layer 142 carries most or all of the electric current other constituent layers in the multilayer protective covering 120 may not be required to be electrically conductive.
  • the core layer may include an electric insulator such as a thermoplastic, glass, hard rubber, and the like.
  • an outer surface layer 152 and an inner surface layer 154 are disposed on outer and inner surfaces of the multilayer protective covering 120 in some embodiments.
  • the outer surface layer 152 and inner surface layer 154 may provide additional protection such as corrosion and chemical resistance as well as being a favorable surface for soldering.
  • the outer surface layer 152 and inner surface layer 154 may include a metal and are nickel phosphorus (NiP) in one embodiment.
  • Nickel phosphorus surface layers may provide the benefit of being nonmagnetic, especially in the case of greater than 11.2% phosphorus content. In various embodiments, increased benefit may be obtained by using such nonmagnetic nickel phosphorus layers.
  • the outer surface layer 152 and inner surface layer 154 include nickel with 13% phosphorus content.
  • outer surface layer 152 and inner surface layer 154 include nickel with greater than 13% phosphorus content.
  • outer surface layer 152 and inner surface layer 154 may include nickel with less than or equal to 11.2% phosphorus content.
  • phosphorus is omitted entirely from outer surface layer 152 and inner surface layer 154 .
  • FIG. 2 illustrates an example device package in which a sensor and an integrated circuit chip are enclosed by a multilayer protective covering in accordance with an embodiment of the invention.
  • FIG. 2 Another embodiment of the present invention is shown in FIG. 2 .
  • a device package 200 includes an integrated circuit chip 214 and a sensor 215 disposed on a substrate 210 .
  • a multilayer protective covering 220 is attached to substrate 210 such that the integrated circuit chip 214 and the sensor 215 are enclosed by the combination of the multilayer protective covering 220 and the substrate 210 .
  • the multilayer protective covering 220 , integrated circuit chip 214 , and sensor 215 may be attached to substrate 210 using an interface structure 213 .
  • the substrate 210 may be any suitable substrate and may be similar in composition to substrate no of FIG. 1 . Additionally, interface structure 213 may be similar in configuration to interface structure 113 of FIG. 1 .
  • Multilayer protective covering 220 includes a core layer 232 , electrically conductive layer 242 , and optionally includes outer surface layer 252 and inner surface layer 254 .
  • Multilayer protective covering 220 may be similar in configuration and composition to multilayer protective covering 120 described in reference to FIG. 1 .
  • the integrated circuit chip 214 may include a semiconductor substrate containing active and passive devices, metal layers, dielectric layers, doped and intrinsic semiconductor regions, and redistribution layers (RDLs) as well as other components known in the art.
  • the integrated circuit chip 214 may include a microprocessor, application-specific integrated circuit (ASIC), a field-programmable gate array (FPGA), and the like.
  • the integrated circuit chip 214 may be packaged, partially packaged, or unpackaged as in a bare die.
  • integrated circuit chip 214 is configured to process signals from sensor 215 and is configured to interface with other devices outside device package 200 .
  • the sensor 215 may be any type of sensor and is an acoustic transducer in various embodiments.
  • sensor 215 is a MEMS microphone, which is a type of acoustic transducer.
  • the sensor may be a chemical sensor, a humidity sensor, a motion sensor, and the like.
  • the sensor 215 may be configured to be spaced apart from multilayer protective covering 220 by a void 212 .
  • the void 212 may be referred to as a back volume and may be configured to be a specific size and shape depending on operational parameters of the acoustic transducer.
  • sensor 215 may interact with the environment outside of device package 200 during operation.
  • An opening 211 is included below sensor 215 to allow sensor 215 to interact with the environment outside of the device package 200 .
  • sensor 215 is a MEMS microphone
  • sound waves propagating through air outside of the device package 200 travel through opening 211 to sensor 215 .
  • opening 211 may be a hole of any suitable shape and size in substrate 210 .
  • FIG. 2 depicts a cross-sectional view of device package 200 and therefore does not show sidewalls of opening 211 that may be outside the plane of the drawing.
  • opening 211 may also be located in other parts of device package 200 .
  • opening 211 is included in multilayer protective covering 220 .
  • additional openings may be included in both substrate 210 and multilayer protective covering 220 .
  • the location and number of openings is not limited to specific embodiments described herein as other suitable arrangements may be apparent to one of ordinary skill in the art.
  • Integrated circuit chip 214 and sensor 215 may be electrically coupled to one another and/or the substrate 210 using interconnects 216 such as wire bonds in one embodiment.
  • interconnects 216 may be enabled by the inclusion of void 212 so that the multilayer protective covering 220 does not make physical contact with wire bond interconnects 216 .
  • wire bond interconnects 216 are shown in FIG. 2 although many more may be included in device package 200 .
  • other methods of electrical coupling may also be used such as those described in reference to FIG. 1 .
  • FIGS. 3A-3D illustrate an example multilayer protective covering in accordance with an embodiment of the invention
  • FIG. 3A illustrates a core layer of the multilayer protective covering
  • FIG. 3B illustrates the multilayer protective covering after forming an electrically conductive layer on the core layer
  • FIG. 3C illustrates the multilayer protective covering after forming an outer surface layer and an inner surface layer on the electrically conductive layer and the core layer respectively
  • FIG. 3D illustrates the multilayer protective covering after shaping the multilayer protective covering.
  • a multilayer protective covering 320 includes a core layer 332 .
  • An electrically conductive layer 342 is formed on the core layer 332 .
  • the electrically conductive layer may be formed using any suitable technique.
  • the electrically conductive layer 342 may be formed using electroplating or chemical (electroless) plating methods as are known in the art.
  • the electrically conductive layer 342 may be formed using deposition processes such as chemical vapor deposition, plasma vapor deposition, sputtering, and others.
  • the electrically conductive layer 342 may be formed by laminating the electrically conductive layer 342 to a surface of the core layer 332 .
  • the electrically conductive layer 342 may be formed on both sides of the core layer 332 .
  • the electrically conductive layer 342 and the core layer 332 may have a similar composition to the electrically conductive layer 142 and the core layer 132 of FIG. 1 respectively.
  • an outer surface layer 352 and an inner surface layer 354 are optionally formed on respective exposed surfaces of electrically conductive layer 342 and core layer 332 .
  • Outer surface layer 352 and inner surface layer 354 may be similar in composition to outer surface layer 152 and inner surface layer 154 of FIG. 1 and may be formed using known plating techniques.
  • the outer surface layer 352 and inner surface layer 354 include nickel phosphorus (NiP)
  • an electroless plating method may be used to plate the core layer 332 .
  • Electroless plating of nickel phosphorus may have the additional benefit of being compatible with nonmetal materials. This may be particularly useful in applications where the exposed surface of core layer 332 is a nonmetal or where an intervening nonmetal layer is formed between core layer 332 and inner surface layer 354 .
  • the multilayer protective covering 320 is drawn, stamped, trimmed, or otherwise worked to form a predetermined shape.
  • the multilayer protective covering 320 may be annealed, quenched, or otherwise heat-treated after the shaping in various embodiments.
  • the predetermined shape may be based on a variety of factors and may be based on design parameters for a given application.
  • a cross-sectional view of multilayer protective covering 320 is shown in FIG. 3D . As shown, multilayer protective covering 320 has rounded corners, but this does not have to be the case. Similarly, the substantially rectangular cross-section of multilayer protective covering 320 may be any suitable shape in other embodiments.
  • multilayer protective covering 320 may be substantially circular, substantially square, or any other conceivable shape.
  • the physical shape of multilayer protective covering 320 may be based on the number, size, and orientation of devices that are to be enclosed by multilayer protective covering 320 . In all cases, however, the shape comprises a central cavity, opening, or recess so as to form a cup-shaped structure that forms a protective housing for the devices to be protected.
  • FIGS. 4A-4D illustrate an example device package in which a sensor and an integrated circuit chip are attached to a substrate in accordance with an embodiment of the invention
  • FIG. 4A illustrates the device package after forming conductive pads on the substrate
  • FIG. 4B illustrates the device package after forming an opening in the substrate
  • FIG. 4C illustrates the device package after attaching a sensor and an integrated circuit chip to the conductive pads on the substrate
  • FIG. 4D illustrates the device package after forming electrical connections to the sensor and the integrated circuit chip using wire bonds.
  • a device package 400 includes an interface structure 413 formed on a substrate 410 .
  • the interface structure 413 and substrate 410 may be similar in configuration and composition to interface structure 113 and substrate no of FIG. 1 .
  • the interface structure 413 may be formed by lithographic patterning, screen printing, or the like. In some cases, interface structure 413 may contain multiple types of conductive interface such as contact pads in conjunction with a ball grid array.
  • an opening 411 is formed in substrate 410 .
  • the opening 411 may be formed by drilling, water jet, laser cutting techniques, and the like.
  • the opening 411 may be similar in configuration to opening 211 of FIG. 2 .
  • An integrated circuit chip 414 and a sensor 415 may then be attached to the substrate 410 using the interface structure 413 .
  • attaching the integrated circuit chip 414 and the sensor 415 includes a solder reflow process.
  • the integrated circuit chip 414 and/or the sensor 415 is attached to the interface structure 413 using a conductive or nonconductive adhesive.
  • electrical coupling of integrated circuit chip 414 and sensor 415 is implemented using wire bond interconnects 416 .
  • electrical coupling of integrated circuit chip 414 and sensor 415 are not limited to wire bond interconnects 416 and other methods of providing electrical coupling may be used.
  • interface structure 413 may be omitted beneath the integrated circuit chip 414 and/or sensor 415 and all electrical coupled may be made using wire bond interconnects 416 or any other suitable connections. In this case a non-conductive adhesive may be used instead of interface structure 413 .
  • FIG. 5 illustrates an example device package in which a sensor and an integrated circuit chip are enclosed by a multilayer protective covering after attaching the multilayer protective covering to conductive pads on a substrate in accordance with an embodiment of the invention.
  • a device package 500 includes a multilayer protective covering 520 that is attached to a substrate 510 including an integrated circuit chip 514 and a sensor 515 .
  • the device package 500 may be similar in composition and configuration to device package 100 of FIG. 1 and may be formed using a method similar to device package 400 of FIG. 4 .
  • the multilayer protective covering 520 may be attached to substrate 510 using interface structure 513 or other suitable means. As previously described in reference to FIG. 1 and as shown in FIG. 5 , multilayer protective covering 520 may be positioned on a surface of substrate 510 such that integrated circuit chip 514 and sensor 515 are enclosed by multilayer protective covering 520 and the substrate 510 .
  • FIG. 5 shows a radio frequency signal 518 that is incident on the multilayer protective covering 520 .
  • the radio frequency signal 518 may be generated in a nearby radio frequency device.
  • the radio frequency signal 518 may also be other types of electromagnetic radiation and is not limited to the radio frequency range.
  • the multilayer protective covering 520 is configured to absorb, reflect, or otherwise affect the propagation of radio frequency signal 518 so that it does not reach the interior of device package 500 .
  • integrated circuit chip 514 and sensor 515 are protected from outside electromagnetic radiation by multilayer protective covering 520 .
  • effects of radio frequency signal 518 such as induced electrical currents may not penetrate into core layer 532 .
  • all electrical currents induced by radio frequency signal 518 in multilayer protective covering 520 may be conducted and dissipated by electrically conductive layer 542 and outer surface layer 552 .
  • a majority of the induced electric current flows in electrically conductive layer 542 .
  • less than 1% of the induced electric current flows in core layer 532 .
  • radio frequency losses may be advantageously reduced compared to a protective covering implemented using only a core layer. This may be a result of lower resistance to electrical current flow in electrically conductive layer 542 compared to a high electrical resistance in core layer 532 . Reduced radio frequency losses may have the benefit of converting less electromagnetic energy to thermal energy which beneficially generates less heat in multilayer protective covering 520 and therefore less heat within device package 500 .
  • FIGS. 6A-6E illustrate various example multilayer protective coverings in accordance with embodiments of the invention
  • FIG. 6A illustrates an example multilayer protective covering in which a segment of the multilayer protective covering is indicated
  • FIG. 6B illustrates an example structure of the multilayer protective covering
  • FIG. 6C illustrates another example structure of the multilayer protective covering
  • FIG. 6D illustrates yet another example structure of the multilayer protective covering
  • FIG. 6E illustrates still another example structure of the multilayer protective covering.
  • a multilayer protective covering 620 is illustrated with a representative segment 620 of the multilayer protective covering 620 indicated with a box.
  • Multilayer protective covering 620 is assumed to be of substantially constant composition in all areas including representative segment 680 , although this may not be the case in other embodiments.
  • FIGS. 6B-6E Several embodiment structures of multilayer protective covering 620 are illustrated in FIGS. 6B-6E using magnified view of representative segments. Each of the representative segments depicted in FIGS. 6B-6E may be a specific implementation of representative segment 680 and the layer structure of multilayer protective covering 620 .
  • a representative segment 682 of a multilayer protective covering includes a core layer 632 , an electrically conductive layer 642 , an outer surface layer 652 , and an inner surface layer 654 .
  • the structure of representative segment 682 may be similar to the structure of multiplayer protective coverings of previous embodiments such as in FIGS. 1-3 and 5 , for example.
  • the core layer 632 , electrically conductive layer 642 , outer surface layer 652 , and inner surface layer 654 may be similar to corresponding layers of FIG. 1 .
  • outer surface layer 652 and inner surface layer 654 may be based on choices of materials for the core layer 632 and the electrically conductive layer 642 . Consequently, in some embodiments, either of the outer surface layer 652 or the inner surface layer 654 may be omitted.
  • the surface layers may be included to protect the multilayer protective covering from corrosion and other chemical reactions. However, if either of the core material 632 and the electrically conductive material 642 are sufficiently chemically resistant then one or both of the surface layers may not be needed. Alternatively, the multilayer protective covering may be used in an application where contact with chemicals is unlikely resulting in the omission of one or both surface layers.
  • another representative segment 684 includes an inner electrically conductive layer 644 between core layer 632 and inner surface layer 654 .
  • Inner electrically conductive layer 644 may be similar in configuration and composition to electrically conductive layer 642 , but is not required to be identical to electrically conductive layer 642 .
  • the electrical properties of inner conductive layer 644 may be chosen based on different criteria than the electrically conductive layer 642 .
  • an electrically conductive layer 642 and an inner electrically conductive layer 644 that are identical may be incorporated on either side of the core layer 632 . This has the possible advantage of reducing the overall thickness of the multilayer protective covering to while achieving similar performance characteristics as the structure of FIG. 6B .
  • yet another representative segment 686 includes a second outer surface layer 662 and a second inner surface layer 664 .
  • Second outer surface layer 662 and second inner surface layer 664 may include a conductive material in various embodiments and may include gold (Au) in one embodiment.
  • Au gold
  • a second surface layer on the inner and outer surfaces of a multilayer protective covering may advantageously provide further corrosion and chemical resistance maintaining solderability of underlying outer surface layer 652 and inner surface layer 654 .
  • outer surface layer 652 and inner surface layer 654 are nickel phosphorus while second outer surface layer 672 and second inner surface layer 754 are gold (Ag)
  • the surface layers may be referred to as an electroless nickel immersion gold (ENIG) finish.
  • ENIG electroless nickel immersion gold
  • Methods of applying an ENIG finish are well known in the art.
  • an additional palladium (Pd) layer may be plated onto exposed surfaces of nickel phosphorus before applying the immersion gold.
  • Such a modified ENIG finish may be referred to as an electroless nickel electroless palladium immersion gold (ENEPIG) finish and is well known in the art.
  • EPIG electroless nickel electroless palladium immersion gold
  • thicknesses of second outer surface layer 662 and second inner surface layer 664 may be smaller than respective thicknesses of the outer surface layer 652 and inner surface layer 654 . Similar to outer surface layer 652 and inner surface layer 654 , either of the second outer surface layer 662 and second inner surface layer 664 may be omitted due to material choices or omissions of other layers in the multilayer protective covering structure.
  • still another representative segment 688 includes only a core layer 632 and an electrically conductive layer 642 .
  • Such a structure might be used in applications where harsh environmental conditions are unlikely to occur and where size and weight of the multilayer protective covering are a primary design concern.
  • FIG. 7 illustrates an example multilayer protective covering in which representative dimensions are indicated in accordance with an embodiment of the invention.
  • a multilayer protective covering 720 includes a representative segment 772 with a structure that includes a core layer 732 , an electrically conductive layer 742 , an outer surface layer 752 and a second outer surface layer 762 , and an inner surface layer 754 and a second inner surface layer 764 .
  • multilayer protective covering 720 has a substantially constant composition and is consistent with the composition of representative segment 772 .
  • different segments of multilayer protective covering 720 may have different composition compared to representative segment 772 .
  • the core layer 732 may have a similar composition and configuration as core layer 132 of FIG. 1 . In some cases, core layer 732 may provide most or all of the mechanical stability of multilayer protective covering 720 . In various embodiments, core layer 732 has a core layer thickness 738 between 50 ⁇ m and 500 ⁇ m. In one embodiment, the core layer thickness 738 is about 100 ⁇ m.
  • the core layer 732 may include nickel silver such as 60% copper, 20% nickel, and 20% zinc (CuNi 20 Zn 20 ) and may include tin, and manganese. In various embodiments, the core layer 732 may be 75 ⁇ m thick.
  • core layer thickness 738 may advantageously be made thinner. For example, some materials having good mechanical stability have lower electrical conductivity. In order to compensate, such materials may be made thicker to increase the cross sectional area which may increase conductance. However, when multilayer protective covering 720 is configured so that no electric current flows in core layer 732 , there may be no need to increase core layer thickness 738 based on conductance requirements. As a result, core layer thickness 738 may be based on other factors such as mechanical stability. A general guideline might be that core layer thickness 738 may be made thinner when core layer 732 includes materials with higher mechanical stability.
  • core layer 732 may be thermal properties, weight, cost, and ease of manufacturing.
  • the material of core layer 732 may be chosen more freely due to the relaxing of design constraints involving electrical properties.
  • multilayer protective covering 732 may also perform better in a variety of categories including electrical properties, mechanical stability, and size as well as being simpler and cheaper to manufacture.
  • electrically conductive layer 742 may be similar in composition and configuration to electrically conductive layer 142 of FIG. 1 .
  • the electrically conductive layer 742 may be configured to conduct most or all electric current that flows through multilayer protective covering 720 .
  • electrically conductive layer 742 has an electrically conductive layer thickness 748 that is between 3 ⁇ m and 15 ⁇ m. In one embodiment, the electrically conductive layer thickness 748 is about 6 ⁇ m. In another embodiment, the electrically conductive layer thickness 748 is about 10 ⁇ m.
  • the electrically conductive layer 742 may include copper and the electrically conductive layer 742 may be about 6 ⁇ m.
  • electrically conductive layer 742 may include brass such as 95% copper, 5% zinc (CuZn 5 ) and the electrically conductive layer thickness 748 may be about 10 ⁇ m.
  • electrically conductive layer 742 including CuZn 5 brass may have an electrically conductive layer thickness 748 of about 6 ⁇ m.
  • electrically conductive layer 742 may include silver (Ag) and the electrically conductive layer thickness 748 may be about 5 ⁇ m.
  • Outer surface layer 752 and inner surface layer 754 may provide resistance to corrosion and chemical reactions among other uses.
  • Outer surface layer 752 and inner surface layer 754 may be similar in composition and configuration to outer surface layer 152 and inner surface layer 154 of FIG. 1 .
  • Outer surface layer 752 and inner surface layer 754 have an outer surface layer thickness 758 and an inner surface layer thickness 759 respectively.
  • outer surface layer thickness 758 and inner surface layer thickness 759 are substantially identical and are between 0.2 ⁇ m and 5 ⁇ m. In some embodiments, outer surface layer thickness 758 and inner surface layer thickness 759 are between 1 ⁇ m and 3 ⁇ m.
  • outer surface layer thickness 758 and inner surface layer thickness 759 are both about 1.5 ⁇ m. In other embodiments, outer surface layer thickness 758 may be a different value than inner surface layer thickness 759 . There is no limitation that outer surface layer 752 must have the same parameters as inner surface layer 754 .
  • FIGS. 8A-8D illustrate various example multilayer protective coverings in accordance with embodiments of the invention
  • FIG. 8A illustrates an example structure of a multilayer protective covering including a thermally insulating layer
  • FIG. 8B illustrates another example structure of a multilayer protective covering including a thermally insulating layer
  • FIG. 8C illustrates yet another example structure of a multilayer protective covering including a thermally insulating layer
  • FIG. 8D illustrates still another example structure of a multilayer protective covering including a thermally insulating layer.
  • FIGS. 8A-8D illustrate several embodiments of representative segments of multilayer protective coverings. These representative segments may be examples of possible structures of multilayer protective coverings that include a thermally insulating layer.
  • FIG. 8B shows a representative segment 884 of a multilayer protective covering including an electrically conductive layer 842 and a thermally insulating layer 872 .
  • the structure of representative segment 884 does not include a core layer.
  • Representative segment 884 also includes an outer surface layer 852 and an inner surface layer 854 .
  • FIG. 9 illustrates the change in radio frequency loss versus copper conductive layer thickness for a multilayer protective cover while FIG. 10 illustrates the change in radio frequency loss versus brass conductive layer thickness for a multilayer protective cover in accordance with embodiments of the invention.
  • the additional benefit obtained by increasing the thickness of the electrically conductive layer is lessened. This may be related to the skin depth of the electrically conductive layer. Similar change in radio frequency loss versus electrically conductive layer curves may be obtained for other electrically conductive materials. It may be reasonable to expect that for materials with higher electrical conductivity the change in radio frequency loss will reach a maximum at a lower thickness value. It may also be reasonable to expect that the maximum change in radio frequency loss will be larger for materials with higher electrical conductivity.
  • a device package including: a semiconductor device disposed on a substrate; and a covering disposed on the substrate and surrounding the semiconductor device, the covering including a void between an interior surface of the covering and the semiconductor device, a first layer including a first electrical conductivity and a first thickness, and a second layer disposed under the first layer, the second layer including a second electrical conductivity and a second thickness, where the first electrical conductivity is greater than the second electrical conductivity, and where the first thickness is less than the second thickness.
  • MEMS microelectromechanical systems
  • the covering further includes a third layer disposed over the first layer, the third layer including an exterior exposed surface, and a fourth layer disposed under the second layer, the fourth layer including an interior exposed surface, where each of the third layer and the fourth layer include a corrosion resistant material.
  • each of the third layer and the fourth layer include a nickel phosphorus layer and a gold layer, and where the exterior exposed surface and the interior exposed surface include gold.
  • a method of forming a device package including: attaching a semiconductor device to a substrate; forming a covering by forming a first layer over a second layer, where a conductivity of the first layer is greater than a conductivity of the second layer, and where a thickness of the first layer is less than a thickness of the second layer; mechanically shaping the covering to a cup-shaped structure including an opening; and attaching the covering to the substrate with the semiconductor device, where the semiconductor device is disposed in the opening.
  • a device package including: a multilayer protective covering including a core layer for mechanically supporting the multilayer protective covering, the core layer including a first thickness less than 200 ⁇ m, an electrically conductive layer disposed over a first surface of the core layer, the electrically conductive layer including a second thickness less than 20 ⁇ m, where the multilayer protective covering is indented to include a recessed region, where the core layer surrounds the recessed region, a corrosion resistant layer disposed over the electrically conductive layer, and a metal layer disposed over the corrosion resistant layer.
  • the core layer includes a first type of brass
  • the electrically conductive layer includes a second type of brass
  • an electrical conductivity of the second type of brass is greater than an electrical conductivity of the first type of brass
  • the second thickness is less than about 10 ⁇ m.
  • the core layer includes one of brass or nickel silver; the first thickness is about 100 ⁇ m; the electrically conductive layer includes copper; and the second thickness is between about 3 ⁇ m to 6 ⁇ m.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Manufacturing & Machinery (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • General Health & Medical Sciences (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Micromachines (AREA)
US15/628,365 2017-06-20 2017-06-20 Device Package with Reduced Radio Frequency Losses Abandoned US20180366424A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US15/628,365 US20180366424A1 (en) 2017-06-20 2017-06-20 Device Package with Reduced Radio Frequency Losses
CN201810631347.4A CN109103171B (zh) 2017-06-20 2018-06-19 具有减少的射频损耗的器件封装体
EP18178854.8A EP3421415A3 (en) 2017-06-20 2018-06-20 Device package with reduced radio frequency losses
US16/402,683 US11574879B2 (en) 2017-06-20 2019-05-03 Device package with reduced radio frequency losses

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US15/628,365 US20180366424A1 (en) 2017-06-20 2017-06-20 Device Package with Reduced Radio Frequency Losses

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US16/402,683 Division US11574879B2 (en) 2017-06-20 2019-05-03 Device package with reduced radio frequency losses

Publications (1)

Publication Number Publication Date
US20180366424A1 true US20180366424A1 (en) 2018-12-20

Family

ID=62845936

Family Applications (2)

Application Number Title Priority Date Filing Date
US15/628,365 Abandoned US20180366424A1 (en) 2017-06-20 2017-06-20 Device Package with Reduced Radio Frequency Losses
US16/402,683 Active 2040-01-26 US11574879B2 (en) 2017-06-20 2019-05-03 Device package with reduced radio frequency losses

Family Applications After (1)

Application Number Title Priority Date Filing Date
US16/402,683 Active 2040-01-26 US11574879B2 (en) 2017-06-20 2019-05-03 Device package with reduced radio frequency losses

Country Status (3)

Country Link
US (2) US20180366424A1 (zh)
EP (1) EP3421415A3 (zh)
CN (1) CN109103171B (zh)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10962427B2 (en) * 2019-01-10 2021-03-30 Nextinput, Inc. Slotted MEMS force sensor
US11557489B2 (en) * 2018-08-27 2023-01-17 Intel Corporation Cavity structures in integrated circuit package supports
US20230217174A1 (en) * 2021-12-31 2023-07-06 AAC Kaitai Technologies (Wuhan) CO., LTD Sound production device

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110290451B (zh) * 2019-06-26 2021-01-19 维沃移动通信有限公司 一种封装组件及麦克风模组

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080083960A1 (en) * 2006-08-29 2008-04-10 Industrial Technology Research Institute Package structure and packaging method of mems microphone
US20090305467A1 (en) * 2008-06-06 2009-12-10 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US7790492B1 (en) * 2009-06-13 2010-09-07 Mwm Acoustics, Llc Method for fabricating a transducer package with the transducer die unsupported by a substrate
US20110198714A1 (en) * 2010-02-18 2011-08-18 Analog Devices, Inc. Packages and methods for packaging mems microphone devices
US20120126347A1 (en) * 2010-11-19 2012-05-24 Analog Devices, Inc. Packages and methods for packaging
US20120237073A1 (en) * 2011-03-18 2012-09-20 Analog Devices, Inc. Packages and methods for packaging mems microphone devices
US20140291783A1 (en) * 2013-03-21 2014-10-02 Knowles Electronics, Llc Cover for a mems microphone
US20150070236A1 (en) * 2013-09-09 2015-03-12 Apple Inc. Electronic Device With Electromagnetic Shielding Structures

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005109306A (ja) * 2003-10-01 2005-04-21 Matsushita Electric Ind Co Ltd 電子部品パッケージおよびその製造方法
DE102005008512B4 (de) 2005-02-24 2016-06-23 Epcos Ag Elektrisches Modul mit einem MEMS-Mikrofon
US20070071268A1 (en) 2005-08-16 2007-03-29 Analog Devices, Inc. Packaged microphone with electrically coupled lid
SG131039A1 (en) 2005-09-14 2007-04-26 Bse Co Ltd Condenser microphone and packaging method for the same
TWI370101B (en) 2007-05-15 2012-08-11 Ind Tech Res Inst Package and packaging assembly of microelectromechanical sysyem microphone
US8080925B2 (en) * 2008-09-23 2011-12-20 Custom Sensors & Technologies, Inc. Inertial sensor with dual cavity package and method of fabrication
TWI451538B (zh) 2010-01-19 2014-09-01 Gen Mems Corp 微機電系統（ｍｅｍｓ）麥克風封裝體及其製造方法
KR101362398B1 (ko) * 2012-07-10 2014-02-13 앰코 테크놀로지 코리아 주식회사 반도체 패키지 및 그 제조 방법
DE102010026519B4 (de) 2010-07-08 2016-03-10 Epcos Ag Gehäuse mit MEMS-Mikrofon, elektrisches Gerät mit Gehäuse mit MEMS-Mikrofon und Verfahren zur Herstellung
US9162869B1 (en) * 2014-07-31 2015-10-20 Merry Electronics (Shenzhen) Co., Ltd. MEMS microphone package structure having non-planar substrate and method of manufacturing same
JP6421595B2 (ja) * 2014-12-26 2018-11-14 日立金属株式会社 気密封止用蓋材、気密封止用蓋材の製造方法および電子部品収納パッケージ
US10535611B2 (en) * 2015-11-20 2020-01-14 Apple Inc. Substrate-less integrated components

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080083960A1 (en) * 2006-08-29 2008-04-10 Industrial Technology Research Institute Package structure and packaging method of mems microphone
US20090305467A1 (en) * 2008-06-06 2009-12-10 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US7790492B1 (en) * 2009-06-13 2010-09-07 Mwm Acoustics, Llc Method for fabricating a transducer package with the transducer die unsupported by a substrate
US20110198714A1 (en) * 2010-02-18 2011-08-18 Analog Devices, Inc. Packages and methods for packaging mems microphone devices
US20120126347A1 (en) * 2010-11-19 2012-05-24 Analog Devices, Inc. Packages and methods for packaging
US20120237073A1 (en) * 2011-03-18 2012-09-20 Analog Devices, Inc. Packages and methods for packaging mems microphone devices
US20140291783A1 (en) * 2013-03-21 2014-10-02 Knowles Electronics, Llc Cover for a mems microphone
US20150070236A1 (en) * 2013-09-09 2015-03-12 Apple Inc. Electronic Device With Electromagnetic Shielding Structures

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11557489B2 (en) * 2018-08-27 2023-01-17 Intel Corporation Cavity structures in integrated circuit package supports
US10962427B2 (en) * 2019-01-10 2021-03-30 Nextinput, Inc. Slotted MEMS force sensor
US11698310B2 (en) 2019-01-10 2023-07-11 Nextinput, Inc. Slotted MEMS force sensor
US20230217174A1 (en) * 2021-12-31 2023-07-06 AAC Kaitai Technologies (Wuhan) CO., LTD Sound production device
US11950070B2 (en) * 2021-12-31 2024-04-02 AAC Kaitai Technologies (Wuhan) CO., LTD Sound production device

Also Published As

Publication number Publication date
CN109103171A (zh) 2018-12-28
EP3421415A2 (en) 2019-01-02
EP3421415A3 (en) 2020-10-07
CN109103171B (zh) 2023-12-29
US20190259716A1 (en) 2019-08-22
US11574879B2 (en) 2023-02-07

Similar Documents

Publication Publication Date Title
US11574879B2 (en) Device package with reduced radio frequency losses
US10381280B2 (en) Semiconductor packages and methods for forming semiconductor package
JP6815807B2 (ja) 表面実装型のコイル部品
JP6912976B2 (ja) インダクタ部品
JP6451654B2 (ja) コイル部品
JP5409423B2 (ja) 半導体チップ及び半導体チップパッケージ
JP5485110B2 (ja) 配線基板及びその製造方法、電子装置
JP2019075478A (ja) インダクタ部品
JP5692217B2 (ja) 機能素子内蔵基板
JP6606331B2 (ja) 電子装置
US20200027638A1 (en) Inductor component
KR20150022204A (ko) 인터포저 기판 및 이의 제조방법
JP2021028944A (ja) インダクタ部品およびインダクタ部品内蔵基板
JP5026025B2 (ja) 半導体装置
US20120098137A1 (en) Element mounting substrate and semiconductor module
JP6716867B2 (ja) コイル部品およびその製造方法
JP7078016B2 (ja) インダクタ部品
US9983272B2 (en) Magnetism detection device
JP2016072433A (ja) 貫通電極基板及びその製造方法
JP7378227B2 (ja) インダクタ部品
JP2010096525A (ja) 圧力センサパッケージ及びその製造方法、並びに圧力センサモジュール及び電子デバイス
JP2007273736A (ja) 集積回路装置
JP2010140702A (ja) サージアブソーバ及びその製造方法
JP2011077372A (ja) 磁気デバイス及びその製造方法
JP2017212288A (ja) 電子部品パッケージ

Legal Events

Date Code Title Description
AS Assignment

Owner name: INFINEON TECHNOLOGIES AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BORREGO LAMBIN TORRES AMARAL, PEDRO AUGUSTO;BROX-NAPIERALSKA, EWA;GOLLER, BERND;AND OTHERS;SIGNING DATES FROM 20170614 TO 20170621;REEL/FRAME:043667/0862

STPP Information on status: patent application and granting procedure in general

Free format text: FINAL REJECTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: ADVISORY ACTION MAILED

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION