US20100188545A1 - Pmos pixel structure with low cross talk for active pixel image sensors - Google Patents
Pmos pixel structure with low cross talk for active pixel image sensors Download PDFInfo
- Publication number
- US20100188545A1 US20100188545A1 US12/752,279 US75227910A US2010188545A1 US 20100188545 A1 US20100188545 A1 US 20100188545A1 US 75227910 A US75227910 A US 75227910A US 2010188545 A1 US2010188545 A1 US 2010188545A1
- Authority
- US
- United States
- Prior art keywords
- image sensor
- substrate
- conductivity type
- layer
- pixel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000000758 substrate Substances 0.000 claims abstract description 53
- 239000000969 carrier Substances 0.000 claims abstract description 7
- 239000007943 implant Substances 0.000 claims description 11
- 238000000034 method Methods 0.000 claims description 9
- 239000002800 charge carrier Substances 0.000 claims description 7
- 238000002955 isolation Methods 0.000 claims description 7
- 229910052785 arsenic Inorganic materials 0.000 claims description 5
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 claims description 5
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 4
- 229910052796 boron Inorganic materials 0.000 claims description 4
- 238000003384 imaging method Methods 0.000 claims description 3
- 229910044991 metal oxide Inorganic materials 0.000 claims description 3
- 150000004706 metal oxides Chemical class 0.000 claims description 3
- 238000004519 manufacturing process Methods 0.000 claims 1
- 239000004065 semiconductor Substances 0.000 claims 1
- 238000009792 diffusion process Methods 0.000 description 17
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 11
- 229910052710 silicon Inorganic materials 0.000 description 11
- 239000010703 silicon Substances 0.000 description 11
- 238000012546 transfer Methods 0.000 description 9
- 230000008901 benefit Effects 0.000 description 7
- 238000004364 calculation method Methods 0.000 description 5
- 230000010354 integration Effects 0.000 description 4
- 230000000717 retained effect Effects 0.000 description 3
- 238000010521 absorption reaction Methods 0.000 description 2
- 230000008030 elimination Effects 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 241001428800 Cell fusing agent virus Species 0.000 description 1
- 238000009825 accumulation Methods 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000003379 elimination reaction Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 208000036971 interstitial lung disease 2 Diseases 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 238000005036 potential barrier Methods 0.000 description 1
- 238000012552 review Methods 0.000 description 1
- 235000012431 wafers Nutrition 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/14609—Pixel-elements with integrated switching, control, storage or amplification elements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/60—Noise processing, e.g. detecting, correcting, reducing or removing noise
- H04N25/62—Detection or reduction of noise due to excess charges produced by the exposure, e.g. smear, blooming, ghost image, crosstalk or leakage between pixels
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14601—Structural or functional details thereof
- H01L27/1463—Pixel isolation structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14643—Photodiode arrays; MOS imagers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
- H04N25/70—SSIS architectures; Circuits associated therewith
- H04N25/76—Addressed sensors, e.g. MOS or CMOS sensors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
- H01L27/144—Devices controlled by radiation
- H01L27/146—Imager structures
- H01L27/14643—Photodiode arrays; MOS imagers
- H01L27/14654—Blooming suppression
- H01L27/14656—Overflow drain structures
Definitions
- the invention relates generally to the field of image sensors, and in particular to active pixel image sensors having an n-type pinning layer and a p-type collection region in an n-type well for reducing cross talk.
- Active pixel sensors refer to sensors having an active circuit element such as an amplifier in, or associated with, each pixel.
- CMOS refers to “complimentary metal oxide silicon” transistors in which two transistors composed of opposite dopants (one of p-type and one of n-type) are wired together in a complimentary fashion. Active pixel sensors also typically use CMOS transistors, and as such, are used interchangeably.
- CMOS sensors built on p-type substrates typically contain a higher level of circuit integration on chip due to the fact that the process is derived from standard CMOS, which is already fully developed and contains all the necessary devices and circuit libraries to support this high level of integration.
- these sensors suffer from high levels of pixel-to-pixel cross talk that results from the lateral diffusion of minority carriers within the p-type substrates on which they are built.
- VOD vertical-overflow drain
- color cross talk is primarily optical as limited by the transmission of the overlying CFAs.
- the present invention is directed to overcoming one or more of the problems set forth above.
- the present invention resides in an image sensor with an image area having a plurality of pixels each having a photodetector of a first conductivity type, the image sensor comprising a substrate of the first conductivity type; a first layer of the second conductivity type between the substrate and the photodetectors, spanning the image area and biased at predetermined potential with respect to the substrate for driving excess carriers into the substrate to reduce cross talk; one or more adjacent active electronic components disposed in the first layer within each pixel; and electronic circuitry disposed in the substrate outside of the image area.
- the present invention has the advantage of reducing cross talk and the bulk-diffusion component of dark current while retaining all the advantages of using mainstream standard CMOS integrated on a p-type substrate.
- FIG. 1 shows the top view of an image-area pixel used in a typical prior art CMOS image sensor
- FIG. 2 a shows a schematic view of a two-dimensional doping structure taken through a cross section through the transfer gate and floating diffusion of a typical prior art pinned photodiode detector
- FIG. 2 b shows the 1-D doping profile vs. depth into the silicon through the middle of the prior art photodiode
- FIG. 2 c shows the 1-D potential profile vs. depth into the silicon through the middle of the prior art photodiode
- FIG. 3 illustrates example results of a 2-D calculation of pixel-to-pixel cross talk vs. depletion depth of a prior art CMOS active pixel image sensor pixel
- FIG. 4 a shows a schematic view of a two-dimensional doping structure for the PMOS pixel structure of the present invention taken through a cross section through the transfer gate, floating diffusion, and reset gate;
- FIG. 4 b shows a top view of an exemplary layout for the image sensor of FIG. 4 a;
- FIG. 4 c shows the 1-D doping profile vs. depth into the silicon through the middle of the PMOS pixel structure of the present invention
- FIG. 4 d shows the 1-D potential profile vs. depth into the silicon through the middle of the PMOS pixel structure of the present invention
- FIG. 5 shows the results of a 2-D calculation of pixel-to-pixel cross talk vs. overflow or sink depth for various photodiode depletion depths for the PMOS pixel structure of the present invention built in a well;
- FIG. 6 is an illustration of a digital camera for illustrating a typical commercial embodiment of the present invention to which the ordinary consumer is accustomed.
- CCD charge-coupled device
- VOD vertical-overflow drain
- CMOS-based image sensors have since become more readily available.
- Current day CMOS image sensors are typically built on either p- or n-type silicon substrates. Those built on p-type substrates using mainstream CMOS processing can contain high levels of circuit integration, but suffer from high levels of color cross talk.
- Those built using a typical CCD-like process on n-type substrates S. Inoue et al., “A 3.25 M-pixel APS-C size CMOS Image Sensor,” in Eizojoho Media Gakkai Gijutsu Hokoku (Technology Report, The Institute of Image Information and Television Engineers) Eijogakugiho, vol. 25, no. 28, pp. 37-41, March 2001. ISSN 1342-6893.) have low color cross talk, but have other shortcomings as previously described above.
- CMOS image sensors have only one transfer, i.e., from the photodiode to the floating diffusion.
- a CMOS image sensor does not require as high a charge carrier mobility.
- the lower mobility of holes would not be a deficiency for a CMOS image sensor. It is therefore one object of the present invention to disclose a CMOS image sensor employing a PMOS (p-channel) pixel structure using holes as the signal-charge carrier.
- PMOS p-channel
- This PMOS structure of the present invention allows the pixel to be built in an n-well on p-type epi to reduce pixel-to-pixel cross talk.
- this well is only used underneath (or spanning) the imaging section of the sensor.
- All of the digital and analog CMOS support circuitry integrated on the chip is formed in the p-type epi (see FIG. 4 b , i.e., analog or digital circuits 80 , digital logic 90 , row decoder 100 , and column decoder 110 ). This means that all of the physical aspects of the devices in the standard CMOS circuitry portion of the chip are retained. Additionally, unlike the CCD image sensors built in a well wherein this well is biased at ground and the substrate at some positive potential, by biasing the n-well of the present invention structure at VDD, the ground plane (i.e., the p-type epitaxial substrate) for the CMOS circuitry can be maintained at 0 V.
- FIG. 1 The top view of a typical prior art CMOS image sensor pixel is shown in FIG. 1 .
- the typical pixel consists of a photodiode (PD); a transfer gate (TG) for reading charge out of the photodiode; a floating diffusion (FD) for converting the signal charge into a voltage signal; a source-follower transistor (SF) which acts as a signal buffer whose gate is electrically connected to FD; a row-select transistor (RS) that selectively connects the outputs of the source-follower transistors to the column output circuits (not shown in FIG. 1 ); and a reset gate (RG) for resetting the potential of the floating diffusion.
- a power supply voltage (VDD) is used to power the source follower and drain off signal charge from the floating diffusion during its reset operation.
- a typical prior art CMOS image sensor pixel contains a pinned photodiode with a p+ type pinning layer and an n-type storage region built on p ⁇ /p++ epitaxial silicon wafers as illustrated by way of example in FIGS. 2 a - 2 c.
- the depletion region depth (shown in FIGS. 2 a and 2 c ) defines the collecting boundary of the photodiode.
- An example doping profile down through the center of the prior art photodiode is shown in FIG. 2 b .
- Charge carriers (electrons) generated from shorter wavelength light that are created within the collecting region (i.e., depletion region boundary) are captured and stored as signal charge.
- Charge carriers generated from longer wavelengths that are created past this depletion depth are free to diffuse in any direction via thermal diffusion. Any charge that diffuses laterally and gets collected by adjacent pixels is called electrical cross talk.
- Cross talk can be quantified by defining it as the ratio of the signal in the non-illuminated to the illuminated pixel(s), and can be expressed as either a fraction or percentage. Therefore, cross talk represents the relative amount of signal that does not get collected by the pixel(s) under which it was generated.
- the dependence of cross-talk on depletion depth for the example prior-art pixel is illustrated in FIG. 3 .
- the cross-talk calculation assumes that every other pixel along a line is illuminated (and the alternating, interleaved pixels are not). A wavelength of 650 nm is assumed, because cross talk is more of a problem at longer wavelengths because the optical absorption coefficient is lower at longer wavelengths, (i.e., the photons are absorbed deeper). It can be seen from this figure that although increasing the depletion depth can reduce cross talk, it does not go to zero even for depletion depths up to 3 um, which is approximately one over the absorption coefficient for silicon at 650 nm.
- FIG. 4 a A cross section of the PMOS pixel architecture of the present invention is shown in FIG. 4 a .
- the top view of an example CMOS image sensor containing this pixel structure is shown in FIG. 4 b .
- An example doping profile down through the center of the photodiode is shown in FIG. 4 c .
- An example potential profile down through the center of the empty photodiode is shown in FIG. 4 d .
- the pinned photodiode 10 of the present invention embodies an n+ pinning layer 20 and p-type buried storage region 30 built within an n-type well 40 on a p ⁇ /p++ epitaxial substrate 50 .
- the photodiode's surface pinning layer 20 of the present invention is n-type, arsenic can be used. This makes it easier to create a shallow pinning layer due to the shorter implant range of arsenic compared to that of boron. (The prior art structure has a p-type pinning layer for which boron is typically used). Also, because the photodiode's storage region 30 is now p-type instead of n-type, boron can be used, (which has a longer implant range than phosphorous or arsenic as required for the storage region of the prior art structure), thereby making it easier to make this implant deep.
- the n+ pinning layer 20 is electrically connected to the n-well 40 via the n+ type isolation implant 60 around the typical shallow trench isolation (STI) region as can be seen in FIG. 4 a .
- This pinning layer 20 maintains the surface of the diode in accumulation (of electrons).
- Signal charge is stored in the form of holes in the p-type buried storage region 30 of the pinned photodiode 10 .
- the n-type well 40 is only formed in the image area 70 having a plurality of pixel as illustrated by the top view shown in FIG. 4 b .
- the image sensor 75 uses standard mainstream CMOS devices and circuitry in the analog or digital circuits 80 , digital logic 90 , row decoder 100 , and column decoder 110 while retaining all the benefits of a p-type substrate. It is preferable to form this n-well 40 at the beginning of the process so that its formation does not affect other device structures. For example, if it is formed via an implant and thermal drive, by doing this prior to the standard CMOS processing, the thermal drive step will not cause diffusion of shallow junction regions as required by the devices used in the CMOS support circuitry surrounding the image area.
- the pixel's transfer gate (TG), reset gate (RG), and source follower (SF) transistors are all preferably p-type metal oxide silicon (note that the gate is not usually metal; it is polysilicon, and sometimes the dielectric is not solely oxide), field effect transistors (PMOS FETs).
- a row select transistor (RS not shown) in series with the output of the source follower amplifier (SF) would also be a PMOS device.
- All of the peripheral supporting CMOS circuitry 80 , 90 , 100 and 110 is formed within the p ⁇ /p++ epitaxial substrate. The substrate is at ground and the n-well 40 is biased at a convenient positive bias, such as VDD.
- the floating diffusion (FD) is reset with a negative going pulse on the reset gate (RG) prior to signal transfer from the photodiode.
- a convenient FD reset voltage level is ground.
- VDD clock voltages
- any photosignal (holes) that is generated within the n-well 40 beneath the photodiodes collecting region 30 is swept into the substrate 50 before it can diffuse to neighboring pinned photodiodes 10 , thereby eliminating electrical cross talk.
- the signal would be read out from the chip in the usual manner as would be well known by those working in the art.
- the potential barrier between the substrate and photodiode that results from this structure also eliminates the diffusion component of dark current from the substrate (bulk) into the photodiode.
- FIG. 6 there is shown a digital camera 120 having an image sensor 75 of the present invention disposed therein for illustrating a typical commercial embodiment to which the ordinary consumer is accustomed.
- a pinned photodiode consisting of an n+ pinning (top surface) layer and a p-type buried collecting region within an n-well on a p-type epi substrate
- a simple unpinned p-type diode formed in an n-type well could be used, if desired.
- a simple non-shared pixel architecture is shown, a shared architecture, (such as U.S. Pat. No. 6,107,655 for example), could also be used without departing from the scope of the invention.
Abstract
An image sensor with an image area having a plurality of pixels each having a photodetector of a first conductivity type, the image sensor includes a substrate of the first conductivity type; a first layer of the second conductivity type between the substrate and the photodetectors, spanning the image area and biased at predetermined potential with respect to the substrate for driving excess carriers into the substrate to reduce cross talk; one or more adjacent active electronic components disposed in the first layer within each pixel; and electronic circuitry disposed in the substrate outside of the image area.
Description
- This is a continuation application of U.S. application Ser. No. 11/455,985 filed Jun. 20, 2006. Reference is made to and priority claimed from U.S. Provisional Application Ser. No. 60/737,298, filed Nov. 16, 2005, entitled PMOS PIXEL STRUCTURE WITH LOW CROSS TALK FOR ACTIVE-PIXEL IMAGE SENSORS.
- The invention relates generally to the field of image sensors, and in particular to active pixel image sensors having an n-type pinning layer and a p-type collection region in an n-type well for reducing cross talk.
- Current day active pixel image sensors are typically built on either p- or n-type silicon substrates. Active pixel sensors refer to sensors having an active circuit element such as an amplifier in, or associated with, each pixel. CMOS refers to “complimentary metal oxide silicon” transistors in which two transistors composed of opposite dopants (one of p-type and one of n-type) are wired together in a complimentary fashion. Active pixel sensors also typically use CMOS transistors, and as such, are used interchangeably.
- The CMOS sensors built on p-type substrates typically contain a higher level of circuit integration on chip due to the fact that the process is derived from standard CMOS, which is already fully developed and contains all the necessary devices and circuit libraries to support this high level of integration. Unfortunately, these sensors suffer from high levels of pixel-to-pixel cross talk that results from the lateral diffusion of minority carriers within the p-type substrates on which they are built. On the other hand, CMOS image sensors built using processes derived from typical interline CCD image sensors, (wherein the focal plane is built in a p-well on an n-type substrate), have much lower cross talk due to the elimination of lateral carrier diffusion as a result of the vertical-overflow drain (VOD) structure. For these devices, color cross talk is primarily optical as limited by the transmission of the overlying CFAs.
- Although there have been several recent proposals to reduce the electrical cross talk within the silicon substrates for CMOS sensors built on p-type substrates, (U.S. Provisional Application Nos. 60/721,168 and 60/721,175, both filed on Sep. 28, 2005), the cross talk can not be reduced low enough using these techniques for certain applications. And although a CMOS process could be developed on n-type substrates, it would require the complete re-engineering of all of the support circuitry and devices. It would also require that the AC ground plane, in this case the substrate, be biased at the VDD supply voltage, which is not desirable from a noise point of view. N-type substrates are also more difficult to get than p-type substrates, which can result in a higher level of dark current defects.
- Therefore, there exists a need within the art to provide a CMOS image sensor with reduced cross talk while maintaining all of the current advantages and level of development of existing mainstream CMOS processes.
- The present invention is directed to overcoming one or more of the problems set forth above. Briefly summarized, according to one aspect of the present invention, the present invention resides in an image sensor with an image area having a plurality of pixels each having a photodetector of a first conductivity type, the image sensor comprising a substrate of the first conductivity type; a first layer of the second conductivity type between the substrate and the photodetectors, spanning the image area and biased at predetermined potential with respect to the substrate for driving excess carriers into the substrate to reduce cross talk; one or more adjacent active electronic components disposed in the first layer within each pixel; and electronic circuitry disposed in the substrate outside of the image area.
- These and other aspects, objects, features and advantages of the present invention will be more clearly understood and appreciated from a review of the following detailed description of the preferred embodiments and appended claims, and by reference to the accompanying drawings.
- The present invention has the advantage of reducing cross talk and the bulk-diffusion component of dark current while retaining all the advantages of using mainstream standard CMOS integrated on a p-type substrate.
-
FIG. 1 shows the top view of an image-area pixel used in a typical prior art CMOS image sensor; -
FIG. 2 a shows a schematic view of a two-dimensional doping structure taken through a cross section through the transfer gate and floating diffusion of a typical prior art pinned photodiode detector; -
FIG. 2 b shows the 1-D doping profile vs. depth into the silicon through the middle of the prior art photodiode; -
FIG. 2 c shows the 1-D potential profile vs. depth into the silicon through the middle of the prior art photodiode; -
FIG. 3 illustrates example results of a 2-D calculation of pixel-to-pixel cross talk vs. depletion depth of a prior art CMOS active pixel image sensor pixel; -
FIG. 4 a shows a schematic view of a two-dimensional doping structure for the PMOS pixel structure of the present invention taken through a cross section through the transfer gate, floating diffusion, and reset gate; -
FIG. 4 b shows a top view of an exemplary layout for the image sensor ofFIG. 4 a; -
FIG. 4 c shows the 1-D doping profile vs. depth into the silicon through the middle of the PMOS pixel structure of the present invention; -
FIG. 4 d shows the 1-D potential profile vs. depth into the silicon through the middle of the PMOS pixel structure of the present invention; -
FIG. 5 shows the results of a 2-D calculation of pixel-to-pixel cross talk vs. overflow or sink depth for various photodiode depletion depths for the PMOS pixel structure of the present invention built in a well; and -
FIG. 6 is an illustration of a digital camera for illustrating a typical commercial embodiment of the present invention to which the ordinary consumer is accustomed. - Historically, charge-coupled device (CCD)-based image sensors have primarily used electrons as the signal-charge carrier to take advantage of their higher mobility to maintain good transfer efficiency at high data rates. To reduce color cross talk and smear, and to provide blooming protection, CCD imagers are also typically built in a well, or vertical-overflow drain (VOD) structure (see for example U.S. Pat. No. 4,527,182). Therefore, building a VOD structure along with the requirement for an n-channel requires that a p-well be formed in an n-type substrate.
- CMOS-based image sensors have since become more readily available. Current day CMOS image sensors are typically built on either p- or n-type silicon substrates. Those built on p-type substrates using mainstream CMOS processing can contain high levels of circuit integration, but suffer from high levels of color cross talk. Those built using a typical CCD-like process on n-type substrates (S. Inoue et al., “A 3.25 M-pixel APS-C size CMOS Image Sensor,” in Eizojoho Media Gakkai Gijutsu Hokoku (Technology Report, The Institute of Image Information and Television Engineers) Eijogakugiho, vol. 25, no. 28, pp. 37-41, March 2001. ISSN 1342-6893.) have low color cross talk, but have other shortcomings as previously described above.
- Unlike CCD image sensors, CMOS image sensors have only one transfer, i.e., from the photodiode to the floating diffusion. Hence, a CMOS image sensor does not require as high a charge carrier mobility. As such, the lower mobility of holes would not be a deficiency for a CMOS image sensor. It is therefore one object of the present invention to disclose a CMOS image sensor employing a PMOS (p-channel) pixel structure using holes as the signal-charge carrier. This PMOS structure of the present invention allows the pixel to be built in an n-well on p-type epi to reduce pixel-to-pixel cross talk. However, unlike a typical CCD-based image sensor, this well is only used underneath (or spanning) the imaging section of the sensor. All of the digital and analog CMOS support circuitry integrated on the chip is formed in the p-type epi (see
FIG. 4 b, i.e., analog ordigital circuits 80,digital logic 90,row decoder 100, and column decoder 110). This means that all of the physical aspects of the devices in the standard CMOS circuitry portion of the chip are retained. Additionally, unlike the CCD image sensors built in a well wherein this well is biased at ground and the substrate at some positive potential, by biasing the n-well of the present invention structure at VDD, the ground plane (i.e., the p-type epitaxial substrate) for the CMOS circuitry can be maintained at 0 V. This means that all of the electrical aspects of the standard CMOS circuitry portions of the chip are also retained. Only the direction of some logic pulses and the signal swing(s) in the digital and analog sections need to be inverted where appropriate, which is readily accomplished by those skilled in the art. Therefore, all of the advantages of p-type substrates mentioned above in the Background section are retained. The well-type structure also reduces dark current by eliminating the diffusion component from the substrate. - The top view of a typical prior art CMOS image sensor pixel is shown in
FIG. 1 . The typical pixel consists of a photodiode (PD); a transfer gate (TG) for reading charge out of the photodiode; a floating diffusion (FD) for converting the signal charge into a voltage signal; a source-follower transistor (SF) which acts as a signal buffer whose gate is electrically connected to FD; a row-select transistor (RS) that selectively connects the outputs of the source-follower transistors to the column output circuits (not shown inFIG. 1 ); and a reset gate (RG) for resetting the potential of the floating diffusion. A power supply voltage (VDD) is used to power the source follower and drain off signal charge from the floating diffusion during its reset operation. - A typical prior art CMOS image sensor pixel contains a pinned photodiode with a p+ type pinning layer and an n-type storage region built on p−/p++ epitaxial silicon wafers as illustrated by way of example in
FIGS. 2 a-2 c. The depletion region depth (shown inFIGS. 2 a and 2 c) defines the collecting boundary of the photodiode. An example doping profile down through the center of the prior art photodiode is shown inFIG. 2 b. Charge carriers (electrons) generated from shorter wavelength light that are created within the collecting region (i.e., depletion region boundary) are captured and stored as signal charge. Charge carriers generated from longer wavelengths that are created past this depletion depth are free to diffuse in any direction via thermal diffusion. Any charge that diffuses laterally and gets collected by adjacent pixels is called electrical cross talk. - Cross talk can be quantified by defining it as the ratio of the signal in the non-illuminated to the illuminated pixel(s), and can be expressed as either a fraction or percentage. Therefore, cross talk represents the relative amount of signal that does not get collected by the pixel(s) under which it was generated. The dependence of cross-talk on depletion depth for the example prior-art pixel is illustrated in
FIG. 3 . The cross-talk calculation assumes that every other pixel along a line is illuminated (and the alternating, interleaved pixels are not). A wavelength of 650 nm is assumed, because cross talk is more of a problem at longer wavelengths because the optical absorption coefficient is lower at longer wavelengths, (i.e., the photons are absorbed deeper). It can be seen from this figure that although increasing the depletion depth can reduce cross talk, it does not go to zero even for depletion depths up to 3 um, which is approximately one over the absorption coefficient for silicon at 650 nm. - A cross section of the PMOS pixel architecture of the present invention is shown in
FIG. 4 a. The top view of an example CMOS image sensor containing this pixel structure is shown inFIG. 4 b. An example doping profile down through the center of the photodiode is shown inFIG. 4 c. An example potential profile down through the center of the empty photodiode is shown inFIG. 4 d. As can be seen byFIGS. 4 a and 4 c, the pinnedphotodiode 10 of the present invention embodies ann+ pinning layer 20 and p-type buriedstorage region 30 built within an n-type well 40 on a p−/p++ epitaxial substrate 50. Because the photodiode'ssurface pinning layer 20 of the present invention is n-type, arsenic can be used. This makes it easier to create a shallow pinning layer due to the shorter implant range of arsenic compared to that of boron. (The prior art structure has a p-type pinning layer for which boron is typically used). Also, because the photodiode'sstorage region 30 is now p-type instead of n-type, boron can be used, (which has a longer implant range than phosphorous or arsenic as required for the storage region of the prior art structure), thereby making it easier to make this implant deep. Then+ pinning layer 20 is electrically connected to the n-well 40 via the n+type isolation implant 60 around the typical shallow trench isolation (STI) region as can be seen inFIG. 4 a. This pinninglayer 20 maintains the surface of the diode in accumulation (of electrons). Signal charge is stored in the form of holes in the p-type buriedstorage region 30 of the pinnedphotodiode 10. The n-type well 40 is only formed in theimage area 70 having a plurality of pixel as illustrated by the top view shown inFIG. 4 b. By forming this well 40 only in theimage area 70, theimage sensor 75 uses standard mainstream CMOS devices and circuitry in the analog ordigital circuits 80,digital logic 90,row decoder 100, andcolumn decoder 110 while retaining all the benefits of a p-type substrate. It is preferable to form this n-well 40 at the beginning of the process so that its formation does not affect other device structures. For example, if it is formed via an implant and thermal drive, by doing this prior to the standard CMOS processing, the thermal drive step will not cause diffusion of shallow junction regions as required by the devices used in the CMOS support circuitry surrounding the image area. When formed in this n-well 40, the pixel's transfer gate (TG), reset gate (RG), and source follower (SF) transistors are all preferably p-type metal oxide silicon (note that the gate is not usually metal; it is polysilicon, and sometimes the dielectric is not solely oxide), field effect transistors (PMOS FETs). A row select transistor (RS not shown) in series with the output of the source follower amplifier (SF) would also be a PMOS device. All of the peripheral supportingCMOS circuitry FIG. 4 a. Other voltages may be possible without departing from the scope of the invention. Since the signal charge is holes for the present invention structure, the signal swing on the floating diffusion and source follower (SF) output will be positive going. Any photosignal (holes) that is generated within the n-well 40 beneath thephotodiodes collecting region 30 is swept into thesubstrate 50 before it can diffuse to neighboring pinnedphotodiodes 10, thereby eliminating electrical cross talk. The signal would be read out from the chip in the usual manner as would be well known by those working in the art. The potential barrier between the substrate and photodiode that results from this structure also eliminates the diffusion component of dark current from the substrate (bulk) into the photodiode. - Electrical cross talk for the pixel structure of the present invention with a pinned photodiode built in an n-well on a p-type substrate is greatly reduced as shown in
FIG. 5 . Cross talk is shown versus sink depth (the depth past which carriers are drained to the substrate) for various depletion depths. The calculations are carried out by the methods described by E. G. Stevens and J. P. Lavine in IEEE Trans. on Electron Devices, vol. 41, no. 10, p. 1753, October 1994. For this sample calculation, a constant n-well doping concentration vs. depth was assumed. For an actual device wherein the n-well would preferably be formed via ion implantation, the resulting doping gradient (such as shown inFIG. 4 c) would create a potential gradient (as shown inFIG. 4 d) such that minority carriers (holes) in the n-well would be driven into the substrate thereby resulting in the virtual elimination of electrical cross talk and the substrate dark current component. - Referring to
FIG. 6 , there is shown adigital camera 120 having animage sensor 75 of the present invention disposed therein for illustrating a typical commercial embodiment to which the ordinary consumer is accustomed. - Although the preferred embodiment of the present invention shown incorporates a pinned photodiode consisting of an n+ pinning (top surface) layer and a p-type buried collecting region within an n-well on a p-type epi substrate, it will be understood the those skilled in the art that other structures can be used without departing from the scope of the invention. For example, a simple unpinned p-type diode formed in an n-type well could be used, if desired. Also, although a simple non-shared pixel architecture is shown, a shared architecture, (such as U.S. Pat. No. 6,107,655 for example), could also be used without departing from the scope of the invention.
- The invention has been described with reference to a preferred embodiment. However, it will be appreciated that variations and modifications can be effected by a person of ordinary skill in the art without departing from the scope of the invention.
-
- 10 pinned photodiode
- 20 n+ pinning layer
- 30 p-type buried storage region
- 40 n-type well
- 50 p−/p++ epitaxial substrate
- 60 n+ type isolation implant
- 70 image area
- 75 image sensor
- 80 analog or digital circuits
- 90 digital logic
- 100 row decoder
- 110 column decoder
- 120 digital camera
Claims (13)
1. An image sensor including an image area having a plurality of pixels with at least one pixel having a photodetector of a p conductivity type which use holes as charge carriers, the image sensor comprising:
a substrate of the p conductivity type;
a first layer of n conductivity type between the substrate and the at least one p-type photodetector, wherein the first layer spans the entire image area having the plurality of pixels; and
a contact electrically connected to the first layer for biasing the first later at a predetermined potential with respect to the substrate for driving excess carriers into the substrate to reduce cross talk.
2. The image sensor as in claim 1 , further comprising:
one or more adjacent active P-channel Metal Oxide Semiconductor (PMOS) electronic components disposed in the first layer with the at least one pixel; and
CMOS electronic support circuitry disposed in the substrate outside of the image area and electrically connected to the image area.
3. The image sensor as in claim 1 , further comprising an isolation region disposed adjacent to a portion of at least one photodetector.
4. The image sensor as in claim 3 , further comprising an isolation implant of n conductivity type surrounding at least a portion of at least one photodetector.
5. The image sensor as in claim 3 , wherein the isolation implant of n conductivity type comprises an arsenic implant region.
6. The image sensor as in claim 1 , further comprising a pinning layer of the n conductivity type.
7. The image sensor as in claim 6 , wherein the pinning layer of the n conductivity type comprises an arsenic implant region.
8. The image sensor as in claim 1 , wherein the photodetector of the p conductivity type comprises a boron implant region.
9. The image sensor as in claim 1 , further comprising a p-epitaxial layer disposed between the substrate and the first layer.
10. The image sensor as in claim 3 , further comprising a pinning layer of the n conductivity type connected to the isolation region.
11. The image sensor as in claim 2 , wherein the predetermined potential is set to a supply voltage connected to at least one PMOS electronic component.
12. An image capture device, comprising:
an image sensor including an image area having a plurality of pixels with at least one pixel having a photodetector of a p conductivity type which use holes as charge carriers, the image sensor comprising:
a substrate of the p conductivity type;
a first layer of n conductivity type between the substrate and the at least one p-type photodetector, wherein the first layer spans the entire image area having the plurality of pixels; and
a contact electrically connected to the first layer for biasing the first later at a predetermined potential with respect to the substrate for driving excess carriers into the substrate to reduce cross talk.
13. A method for producing an image sensor including an imaging area having a plurality of pixels and a CMOS device area disposed outside of the imaging area, the method comprising:
prior to producing any structures in the CMOS device area, forming a first layer of n conductivity type over a substrate of p conductivity type, wherein the first layer spans the entire image area; and
forming the plurality of pixels and at least one structure in the CMOS device area.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/752,279 US20100188545A1 (en) | 2005-11-16 | 2010-04-01 | Pmos pixel structure with low cross talk for active pixel image sensors |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US73729805P | 2005-11-16 | 2005-11-16 | |
US11/455,985 US7728277B2 (en) | 2005-11-16 | 2006-06-20 | PMOS pixel structure with low cross talk for active pixel image sensors |
US12/752,279 US20100188545A1 (en) | 2005-11-16 | 2010-04-01 | Pmos pixel structure with low cross talk for active pixel image sensors |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/455,985 Continuation US7728277B2 (en) | 2005-11-16 | 2006-06-20 | PMOS pixel structure with low cross talk for active pixel image sensors |
Publications (1)
Publication Number | Publication Date |
---|---|
US20100188545A1 true US20100188545A1 (en) | 2010-07-29 |
Family
ID=38255775
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/455,985 Active US7728277B2 (en) | 2005-11-16 | 2006-06-20 | PMOS pixel structure with low cross talk for active pixel image sensors |
US12/752,279 Abandoned US20100188545A1 (en) | 2005-11-16 | 2010-04-01 | Pmos pixel structure with low cross talk for active pixel image sensors |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/455,985 Active US7728277B2 (en) | 2005-11-16 | 2006-06-20 | PMOS pixel structure with low cross talk for active pixel image sensors |
Country Status (7)
Country | Link |
---|---|
US (2) | US7728277B2 (en) |
EP (1) | EP2030240B1 (en) |
JP (1) | JP5295105B2 (en) |
KR (1) | KR101329432B1 (en) |
CN (1) | CN101473441B (en) |
TW (1) | TWI427763B (en) |
WO (1) | WO2007149137A1 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100079640A1 (en) * | 2008-09-30 | 2010-04-01 | Joon Hwang | Image Sensor and Method For Manufacturing the Same |
US20100148230A1 (en) * | 2008-12-11 | 2010-06-17 | Stevens Eric G | Trench isolation regions in image sensors |
US20120267511A1 (en) * | 2011-04-19 | 2012-10-25 | Altasens, Inc. | Image sensor with hybrid heterostructure |
US20120295386A1 (en) * | 2005-12-29 | 2012-11-22 | Intellectual Ventures II LLC (remove and reenter with front before filing) | Stratified photodiode for high resolution cmos image sensor implemented with sti technology |
US8482646B2 (en) * | 2009-02-06 | 2013-07-09 | Canon Kabushiki Kaisha | Image sensing device and camera |
US8670059B2 (en) | 2009-02-06 | 2014-03-11 | Canon Kabushiki Kaisha | Photoelectric conversion device having an n-type buried layer, and camera |
US8723285B2 (en) | 2009-02-06 | 2014-05-13 | Canon Kabushiki Kaisha | Photoelectric conversion device manufacturing method thereof, and camera |
US20160233263A1 (en) * | 2015-02-10 | 2016-08-11 | Renesas Electronics Corporation | Image Pickup Device and Method of Manufacturing the Same |
CN110690236A (en) * | 2019-09-16 | 2020-01-14 | 上海微阱电子科技有限公司 | Anti-creeping deep depletion image sensor pixel unit structure and manufacturing method |
Families Citing this family (67)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4120453B2 (en) | 2003-04-18 | 2008-07-16 | ソニー株式会社 | Solid-state imaging device and drive control method thereof |
US8029186B2 (en) * | 2004-11-05 | 2011-10-04 | International Business Machines Corporation | Method for thermal characterization under non-uniform heat load |
US7348651B2 (en) * | 2004-12-09 | 2008-03-25 | Taiwan Semiconductor Manufacturing Co., Ltd. | Pinned photodiode fabricated with shallow trench isolation |
US7875916B2 (en) | 2005-09-28 | 2011-01-25 | Eastman Kodak Company | Photodetector and n-layer structure for improved collection efficiency |
KR100901368B1 (en) * | 2006-03-07 | 2009-06-09 | 삼성전자주식회사 | Image sensor and manufacturing method of the image sensor |
US7675093B2 (en) * | 2006-11-28 | 2010-03-09 | Micron Technology, Inc. | Antiblooming imaging apparatus, system, and methods |
US20080217659A1 (en) * | 2007-03-06 | 2008-09-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Device and Method To Reduce Cross-Talk and Blooming For Image Sensors |
US20090189232A1 (en) * | 2008-01-28 | 2009-07-30 | Micron Technology, Inc. | Methods and apparatuses providing color filter patterns arranged to reduce the effect of crosstalk in image signals |
US20090243025A1 (en) * | 2008-03-25 | 2009-10-01 | Stevens Eric G | Pixel structure with a photodetector having an extended depletion depth |
US8008695B2 (en) * | 2008-05-29 | 2011-08-30 | Omnivision Technologies, Inc. | Image sensor with backside passivation and metal layer |
US8048708B2 (en) | 2008-06-25 | 2011-11-01 | Micron Technology, Inc. | Method and apparatus providing an imager module with a permanent carrier |
FR2934926B1 (en) * | 2008-08-05 | 2011-01-21 | St Microelectronics Sa | MINIATURE IMAGE SENSOR. |
US8384007B2 (en) * | 2009-10-07 | 2013-02-26 | Zena Technologies, Inc. | Nano wire based passive pixel image sensor |
US9406709B2 (en) | 2010-06-22 | 2016-08-02 | President And Fellows Of Harvard College | Methods for fabricating and using nanowires |
US9082673B2 (en) | 2009-10-05 | 2015-07-14 | Zena Technologies, Inc. | Passivated upstanding nanostructures and methods of making the same |
US20100304061A1 (en) * | 2009-05-26 | 2010-12-02 | Zena Technologies, Inc. | Fabrication of high aspect ratio features in a glass layer by etching |
US9478685B2 (en) | 2014-06-23 | 2016-10-25 | Zena Technologies, Inc. | Vertical pillar structured infrared detector and fabrication method for the same |
US8546742B2 (en) * | 2009-06-04 | 2013-10-01 | Zena Technologies, Inc. | Array of nanowires in a single cavity with anti-reflective coating on substrate |
US9299866B2 (en) | 2010-12-30 | 2016-03-29 | Zena Technologies, Inc. | Nanowire array based solar energy harvesting device |
US8519379B2 (en) * | 2009-12-08 | 2013-08-27 | Zena Technologies, Inc. | Nanowire structured photodiode with a surrounding epitaxially grown P or N layer |
US8835831B2 (en) | 2010-06-22 | 2014-09-16 | Zena Technologies, Inc. | Polarized light detecting device and fabrication methods of the same |
US8735797B2 (en) * | 2009-12-08 | 2014-05-27 | Zena Technologies, Inc. | Nanowire photo-detector grown on a back-side illuminated image sensor |
US8274039B2 (en) | 2008-11-13 | 2012-09-25 | Zena Technologies, Inc. | Vertical waveguides with various functionality on integrated circuits |
US8229255B2 (en) * | 2008-09-04 | 2012-07-24 | Zena Technologies, Inc. | Optical waveguides in image sensors |
US8889455B2 (en) * | 2009-12-08 | 2014-11-18 | Zena Technologies, Inc. | Manufacturing nanowire photo-detector grown on a back-side illuminated image sensor |
US8269985B2 (en) | 2009-05-26 | 2012-09-18 | Zena Technologies, Inc. | Determination of optimal diameters for nanowires |
US9000353B2 (en) | 2010-06-22 | 2015-04-07 | President And Fellows Of Harvard College | Light absorption and filtering properties of vertically oriented semiconductor nano wires |
US8890271B2 (en) | 2010-06-30 | 2014-11-18 | Zena Technologies, Inc. | Silicon nitride light pipes for image sensors |
US8866065B2 (en) | 2010-12-13 | 2014-10-21 | Zena Technologies, Inc. | Nanowire arrays comprising fluorescent nanowires |
US9515218B2 (en) * | 2008-09-04 | 2016-12-06 | Zena Technologies, Inc. | Vertical pillar structured photovoltaic devices with mirrors and optical claddings |
US8507840B2 (en) | 2010-12-21 | 2013-08-13 | Zena Technologies, Inc. | Vertically structured passive pixel arrays and methods for fabricating the same |
US8299472B2 (en) * | 2009-12-08 | 2012-10-30 | Young-June Yu | Active pixel sensor with nanowire structured photodetectors |
US9343490B2 (en) | 2013-08-09 | 2016-05-17 | Zena Technologies, Inc. | Nanowire structured color filter arrays and fabrication method of the same |
US8748799B2 (en) | 2010-12-14 | 2014-06-10 | Zena Technologies, Inc. | Full color single pixel including doublet or quadruplet si nanowires for image sensors |
US20110115041A1 (en) * | 2009-11-19 | 2011-05-19 | Zena Technologies, Inc. | Nanowire core-shell light pipes |
US8791470B2 (en) | 2009-10-05 | 2014-07-29 | Zena Technologies, Inc. | Nano structured LEDs |
KR101534544B1 (en) * | 2008-09-17 | 2015-07-08 | 삼성전자주식회사 | Image sensor including a pixel cell having an epitaxial layer, system having the same, and method of forming pixel cells |
US8618458B2 (en) * | 2008-11-07 | 2013-12-31 | Omnivision Technologies, Inc. | Back-illuminated CMOS image sensors |
JP5282543B2 (en) * | 2008-11-28 | 2013-09-04 | ソニー株式会社 | Solid-state imaging device, driving method of solid-state imaging device, and imaging device |
US20100140668A1 (en) * | 2008-12-08 | 2010-06-10 | Stevens Eric G | Shallow trench isolation regions in image sensors |
US7838956B2 (en) * | 2008-12-17 | 2010-11-23 | Eastman Kodak Company | Back illuminated sensor with low crosstalk |
JP5375142B2 (en) * | 2009-02-05 | 2013-12-25 | ソニー株式会社 | Solid-state imaging device, driving method of solid-state imaging device, and electronic apparatus |
JP5451098B2 (en) * | 2009-02-06 | 2014-03-26 | キヤノン株式会社 | Manufacturing method of semiconductor device |
JP2015084425A (en) * | 2009-02-06 | 2015-04-30 | キヤノン株式会社 | Photoelectric conversion device, method of manufacturing the same, and camera |
JP5482025B2 (en) * | 2009-08-28 | 2014-04-23 | ソニー株式会社 | SOLID-STATE IMAGING DEVICE, ITS MANUFACTURING METHOD, AND ELECTRONIC DEVICE |
US8138531B2 (en) * | 2009-09-17 | 2012-03-20 | International Business Machines Corporation | Structures, design structures and methods of fabricating global shutter pixel sensor cells |
EP3514831B1 (en) | 2009-12-26 | 2021-10-13 | Canon Kabushiki Kaisha | Solid-state image pickup apparatus and image pickup system |
US8378398B2 (en) * | 2010-09-30 | 2013-02-19 | Omnivision Technologies, Inc. | Photodetector isolation in image sensors |
US20120083067A1 (en) * | 2010-09-30 | 2012-04-05 | Doan Hung Q | Method for forming photodetector isolation in imagers |
TWI426603B (en) * | 2010-12-01 | 2014-02-11 | Himax Imaging Inc | Hole-based ultra-deep photodiode in a cmos image sensor and a process thereof |
US8101450B1 (en) * | 2010-12-13 | 2012-01-24 | Omnivision Technologies, Inc. | Photodetector isolation in image sensors |
CN102544031B (en) * | 2010-12-28 | 2016-03-30 | 英属开曼群岛商恒景科技股份有限公司 | The cavity type ultra-deep optical diode of imageing sensor and process thereof |
JP5971565B2 (en) * | 2011-06-22 | 2016-08-17 | パナソニックIpマネジメント株式会社 | Solid-state imaging device |
JP5999402B2 (en) * | 2011-08-12 | 2016-09-28 | ソニー株式会社 | Solid-state imaging device, manufacturing method, and electronic apparatus |
JP2013077945A (en) * | 2011-09-30 | 2013-04-25 | Sony Corp | Image processing apparatus, correcting method, and imaging apparatus |
US8652868B2 (en) * | 2012-03-01 | 2014-02-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Implanting method for forming photodiode |
WO2014002365A1 (en) * | 2012-06-26 | 2014-01-03 | パナソニック株式会社 | Solid-state image pickup apparatus and method for manufacturing same |
JP5985269B2 (en) | 2012-06-26 | 2016-09-06 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
US9287319B2 (en) * | 2012-11-16 | 2016-03-15 | Sri International | CMOS multi-pinned (MP) pixel |
NL2011905C2 (en) * | 2013-12-06 | 2015-06-09 | Photonis Netherlands B V | Electron-bombarded image sensor device. |
US9402039B2 (en) * | 2014-01-10 | 2016-07-26 | Omnivision Technologies, Inc. | Dual conversion gain high dynamic range sensor |
US9526468B2 (en) | 2014-09-09 | 2016-12-27 | General Electric Company | Multiple frame acquisition for exposure control in X-ray medical imagers |
US9876045B2 (en) | 2015-05-06 | 2018-01-23 | Cista System Corp. | Back side illuminated CMOS image sensor arrays |
US9881964B1 (en) | 2017-02-08 | 2018-01-30 | Omnivision Technologies, Inc. | Image sensor with inverted source follower |
US10225498B2 (en) * | 2017-05-16 | 2019-03-05 | Bae Systems Information And Electronic Systems Integration Inc. | pMOS/nMOS pixel design for night vision imaging sensor |
KR102442444B1 (en) | 2017-10-27 | 2022-09-14 | 에스케이하이닉스 주식회사 | Image Sensor Having an N-type Photodiode and a P-type Photodiode |
CN108257997A (en) * | 2017-12-07 | 2018-07-06 | 德淮半导体有限公司 | Pixel unit and its manufacturing method and imaging device |
Citations (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4142195A (en) * | 1976-03-22 | 1979-02-27 | Rca Corporation | Schottky barrier semiconductor device and method of making same |
US4527182A (en) * | 1980-09-19 | 1985-07-02 | Nippon Electric Co., Ltd. | Semiconductor photoelectric converter making excessive charges flow vertically |
US5608204A (en) * | 1992-03-24 | 1997-03-04 | Institut Fur Mikroelektronik Stuttgart | Image cell for an image-recorder chip, for protection of high input signal dynamics onto reduced output signal dynamics |
US5880495A (en) * | 1998-01-08 | 1999-03-09 | Omnivision Technologies, Inc. | Active pixel with a pinned photodiode |
US5898196A (en) * | 1997-10-10 | 1999-04-27 | International Business Machines Corporation | Dual EPI active pixel cell design and method of making the same |
US6023293A (en) * | 1996-03-12 | 2000-02-08 | Sharp Kabushiki Kaisha | Active type solid-state imaging device |
US6023081A (en) * | 1997-11-14 | 2000-02-08 | Motorola, Inc. | Semiconductor image sensor |
US6084259A (en) * | 1998-06-29 | 2000-07-04 | Hyundai Electronics Industries Co., Ltd. | Photodiode having charge transfer function and image sensor using the same |
US6107655A (en) * | 1997-08-15 | 2000-08-22 | Eastman Kodak Company | Active pixel image sensor with shared amplifier read-out |
US6150682A (en) * | 1997-05-30 | 2000-11-21 | Canon Kabushiki Kaisha | Photoelectric conversion device and image sensor |
US6225670B1 (en) * | 1997-06-04 | 2001-05-01 | Imec | Detector for electromagnetic radiation, pixel structure with high sensitivity using such detector and method of manufacturing such detector |
US6448596B1 (en) * | 2000-08-15 | 2002-09-10 | Innotech Corporation | Solid-state imaging device |
US6504196B1 (en) * | 2001-08-30 | 2003-01-07 | Micron Technology, Inc. | CMOS imager and method of formation |
US6512547B1 (en) * | 1998-01-07 | 2003-01-28 | Innovision, Inc. | Solid-state imaging device and method of detecting optical signals using the same |
US20030090584A1 (en) * | 2001-11-13 | 2003-05-15 | Hiroshige Goto | Solid image sensor using junction gate type field-effect transistor as pixel |
US20040094784A1 (en) * | 2002-11-14 | 2004-05-20 | Howard Rhodes | Isolation process and structure for CMOS imagers |
US20040140491A1 (en) * | 2003-01-16 | 2004-07-22 | Howard Rhodes | Deep implanted region for a cmos imager |
US20040206991A1 (en) * | 2003-02-21 | 2004-10-21 | Seiko Epson Corporation | Solid-state imaging device |
US20040222449A1 (en) * | 2003-04-15 | 2004-11-11 | Eiji Koyama | Solid-state imaging device and driving method of the same |
US20050077672A1 (en) * | 2003-10-13 | 2005-04-14 | Bobst S.A. | Blank diecutting machine |
US7253461B2 (en) * | 2005-05-27 | 2007-08-07 | Dialog Imaging Systems Gmbh | Snapshot CMOS image sensor with high shutter rejection ratio |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0809299B1 (en) | 1996-05-22 | 2008-04-23 | Eastman Kodak Company | Active pixel sensor with punch-through reset and cross-talk suppression |
US6127697A (en) | 1997-11-14 | 2000-10-03 | Eastman Kodak Company | CMOS image sensor |
US5952686A (en) | 1997-12-03 | 1999-09-14 | Hewlett-Packard Company | Salient integration mode active pixel sensor |
JP3554483B2 (en) * | 1998-04-22 | 2004-08-18 | シャープ株式会社 | CMOS solid-state imaging device |
US6130422A (en) | 1998-06-29 | 2000-10-10 | Intel Corporation | Embedded dielectric film for quantum efficiency enhancement in a CMOS imaging device |
DE19933162B4 (en) | 1999-07-20 | 2004-11-11 | Institut für Mikroelektronik Stuttgart Stiftung des öffentlichen Rechts | Image cell, image sensor and manufacturing process therefor |
US6950134B2 (en) | 2000-02-22 | 2005-09-27 | Innotech Corporation | Method of preventing transfer and storage of non-optically generated charges in solid state imaging device |
JP2004241578A (en) * | 2003-02-05 | 2004-08-26 | Seiko Epson Corp | Semiconductor device and its manufacturing method |
JP2004259733A (en) * | 2003-02-24 | 2004-09-16 | Seiko Epson Corp | Solid-state image pickup device |
JP3829830B2 (en) | 2003-09-09 | 2006-10-04 | セイコーエプソン株式会社 | Solid-state imaging device and driving method thereof |
JP2005109439A (en) * | 2003-09-09 | 2005-04-21 | Seiko Epson Corp | Solid-state image pickup device and manufacturing method of the same |
JP4439888B2 (en) * | 2003-11-27 | 2010-03-24 | イノテック株式会社 | MOS type solid-state imaging device and driving method thereof |
US7307327B2 (en) * | 2005-08-04 | 2007-12-11 | Micron Technology, Inc. | Reduced crosstalk CMOS image sensors |
US20080217716A1 (en) * | 2007-03-09 | 2008-09-11 | Mauritzson Richard A | Imaging apparatus, method, and system having reduced dark current |
-
2006
- 2006-06-20 US US11/455,985 patent/US7728277B2/en active Active
-
2007
- 2007-03-23 CN CN2007800230656A patent/CN101473441B/en active Active
- 2007-03-23 KR KR1020087030965A patent/KR101329432B1/en active IP Right Grant
- 2007-03-23 EP EP07753971.6A patent/EP2030240B1/en active Active
- 2007-03-23 JP JP2009516479A patent/JP5295105B2/en active Active
- 2007-03-23 WO PCT/US2007/007388 patent/WO2007149137A1/en active Application Filing
- 2007-04-27 TW TW096114906A patent/TWI427763B/en active
-
2010
- 2010-04-01 US US12/752,279 patent/US20100188545A1/en not_active Abandoned
Patent Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4142195A (en) * | 1976-03-22 | 1979-02-27 | Rca Corporation | Schottky barrier semiconductor device and method of making same |
US4527182A (en) * | 1980-09-19 | 1985-07-02 | Nippon Electric Co., Ltd. | Semiconductor photoelectric converter making excessive charges flow vertically |
US5608204A (en) * | 1992-03-24 | 1997-03-04 | Institut Fur Mikroelektronik Stuttgart | Image cell for an image-recorder chip, for protection of high input signal dynamics onto reduced output signal dynamics |
US6023293A (en) * | 1996-03-12 | 2000-02-08 | Sharp Kabushiki Kaisha | Active type solid-state imaging device |
US6150682A (en) * | 1997-05-30 | 2000-11-21 | Canon Kabushiki Kaisha | Photoelectric conversion device and image sensor |
US6225670B1 (en) * | 1997-06-04 | 2001-05-01 | Imec | Detector for electromagnetic radiation, pixel structure with high sensitivity using such detector and method of manufacturing such detector |
US6107655A (en) * | 1997-08-15 | 2000-08-22 | Eastman Kodak Company | Active pixel image sensor with shared amplifier read-out |
US5898196A (en) * | 1997-10-10 | 1999-04-27 | International Business Machines Corporation | Dual EPI active pixel cell design and method of making the same |
US6023081A (en) * | 1997-11-14 | 2000-02-08 | Motorola, Inc. | Semiconductor image sensor |
US6512547B1 (en) * | 1998-01-07 | 2003-01-28 | Innovision, Inc. | Solid-state imaging device and method of detecting optical signals using the same |
US5880495A (en) * | 1998-01-08 | 1999-03-09 | Omnivision Technologies, Inc. | Active pixel with a pinned photodiode |
US6084259A (en) * | 1998-06-29 | 2000-07-04 | Hyundai Electronics Industries Co., Ltd. | Photodiode having charge transfer function and image sensor using the same |
US6448596B1 (en) * | 2000-08-15 | 2002-09-10 | Innotech Corporation | Solid-state imaging device |
US20030138990A1 (en) * | 2001-08-30 | 2003-07-24 | Rhodes Howard E. | CMOS imager and method of formation |
US6504196B1 (en) * | 2001-08-30 | 2003-01-07 | Micron Technology, Inc. | CMOS imager and method of formation |
US20030090584A1 (en) * | 2001-11-13 | 2003-05-15 | Hiroshige Goto | Solid image sensor using junction gate type field-effect transistor as pixel |
US20040094784A1 (en) * | 2002-11-14 | 2004-05-20 | Howard Rhodes | Isolation process and structure for CMOS imagers |
US20040140491A1 (en) * | 2003-01-16 | 2004-07-22 | Howard Rhodes | Deep implanted region for a cmos imager |
US20040206991A1 (en) * | 2003-02-21 | 2004-10-21 | Seiko Epson Corporation | Solid-state imaging device |
US20040222449A1 (en) * | 2003-04-15 | 2004-11-11 | Eiji Koyama | Solid-state imaging device and driving method of the same |
US20050077672A1 (en) * | 2003-10-13 | 2005-04-14 | Bobst S.A. | Blank diecutting machine |
US7253461B2 (en) * | 2005-05-27 | 2007-08-07 | Dialog Imaging Systems Gmbh | Snapshot CMOS image sensor with high shutter rejection ratio |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20120295386A1 (en) * | 2005-12-29 | 2012-11-22 | Intellectual Ventures II LLC (remove and reenter with front before filing) | Stratified photodiode for high resolution cmos image sensor implemented with sti technology |
US8703522B2 (en) * | 2005-12-29 | 2014-04-22 | Intellectual Ventures Ii Llc | Methods of forming a stratified photodiode for high resolution CMOS image sensor implemented with STI technology |
US20100079640A1 (en) * | 2008-09-30 | 2010-04-01 | Joon Hwang | Image Sensor and Method For Manufacturing the Same |
US20100148230A1 (en) * | 2008-12-11 | 2010-06-17 | Stevens Eric G | Trench isolation regions in image sensors |
US8670059B2 (en) | 2009-02-06 | 2014-03-11 | Canon Kabushiki Kaisha | Photoelectric conversion device having an n-type buried layer, and camera |
US8723285B2 (en) | 2009-02-06 | 2014-05-13 | Canon Kabushiki Kaisha | Photoelectric conversion device manufacturing method thereof, and camera |
US8482646B2 (en) * | 2009-02-06 | 2013-07-09 | Canon Kabushiki Kaisha | Image sensing device and camera |
US9064769B2 (en) | 2011-04-19 | 2015-06-23 | Altasens, Inc. | Image sensor with hybrid heterostructure |
US8637800B2 (en) * | 2011-04-19 | 2014-01-28 | Altasens, Inc. | Image sensor with hybrid heterostructure |
WO2012161847A1 (en) * | 2011-04-19 | 2012-11-29 | Altasens, Inc. | Image sensor with hybrid heterostructure |
US20120267511A1 (en) * | 2011-04-19 | 2012-10-25 | Altasens, Inc. | Image sensor with hybrid heterostructure |
US9263489B2 (en) | 2011-04-19 | 2016-02-16 | Altasens, Inc. | Image sensor with hybrid heterostructure |
US9368534B2 (en) | 2011-04-19 | 2016-06-14 | Altasens, Inc. | Image sensor with hybrid heterostructure |
US9368533B2 (en) | 2011-04-19 | 2016-06-14 | Altasens, Inc. | Image sensor with hybrid heterostructure |
TWI582970B (en) * | 2011-04-19 | 2017-05-11 | 艾爾塔桑股份有限公司 | Image sensor with hybrid heterostructure |
TWI638450B (en) * | 2011-04-19 | 2018-10-11 | 日商Jvc建伍股份有限公司 | Image sensor with hybrid heterostructure |
US20160233263A1 (en) * | 2015-02-10 | 2016-08-11 | Renesas Electronics Corporation | Image Pickup Device and Method of Manufacturing the Same |
US9647023B2 (en) * | 2015-02-10 | 2017-05-09 | Renesas Electronics Corporation | Image pickup device and method of manufacturing the same |
US10163953B2 (en) | 2015-02-10 | 2018-12-25 | Renesas Electronics Corporation | Image pickup device and method of manufacturing the same |
CN110690236A (en) * | 2019-09-16 | 2020-01-14 | 上海微阱电子科技有限公司 | Anti-creeping deep depletion image sensor pixel unit structure and manufacturing method |
Also Published As
Publication number | Publication date |
---|---|
CN101473441B (en) | 2011-09-28 |
US7728277B2 (en) | 2010-06-01 |
KR20090023617A (en) | 2009-03-05 |
CN101473441A (en) | 2009-07-01 |
TW200818461A (en) | 2008-04-16 |
TWI427763B (en) | 2014-02-21 |
KR101329432B1 (en) | 2013-11-14 |
WO2007149137A1 (en) | 2007-12-27 |
EP2030240B1 (en) | 2015-08-26 |
JP2009541992A (en) | 2009-11-26 |
US20070108371A1 (en) | 2007-05-17 |
EP2030240A1 (en) | 2009-03-04 |
JP5295105B2 (en) | 2013-09-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7728277B2 (en) | PMOS pixel structure with low cross talk for active pixel image sensors | |
Fossum et al. | A review of the pinned photodiode for CCD and CMOS image sensors | |
US8471315B1 (en) | CMOS image sensor having global shutter pixels built using a buried channel transfer gate with a surface channel dark current drain | |
US6403998B1 (en) | Solid-state image sensor of a MOS structure | |
US7498650B2 (en) | Backside illuminated CMOS image sensor with pinned photodiode | |
TWI466541B (en) | Optical sensor and solid-state imaging device | |
EP0854516B1 (en) | Partially pinned photodiode for solid state image sensors | |
US7855407B2 (en) | CMOS image sensor and method for manufacturing the same | |
JP3584196B2 (en) | Light receiving element and photoelectric conversion device having the same | |
KR101640260B1 (en) | Solid-state imaging device, method for manufacturing the same, and electronic apparatus | |
US8546902B2 (en) | Photoelectric conversion device and manufacturing method thereof | |
KR100642753B1 (en) | image sensor | |
US10367029B2 (en) | Image sensors having a separation impurity layer | |
US7427740B2 (en) | Image sensor with drain region between optical black regions | |
US7875916B2 (en) | Photodetector and n-layer structure for improved collection efficiency | |
KR20020042508A (en) | Solid-state imaging device | |
US7420603B2 (en) | Solid-state image pickup device and module type solid-state image pickup device | |
US20100148230A1 (en) | Trench isolation regions in image sensors | |
JP2009088286A (en) | Solid-state imaging device, method of manufacturing the same, and camera | |
US20080136945A1 (en) | Apparatus and method for reducing dark current | |
US20070069260A1 (en) | Photodetector structure for improved collection efficiency | |
US20080138926A1 (en) | Two epitaxial layers to reduce crosstalk in an image sensor | |
JP2004312039A (en) | Photoelectric conversion device | |
CN101222587A (en) | Solid-state imaging device and electronic device | |
JP2018067615A (en) | Solid-state imaging device, method of manufacturing the same, and electronic device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: OMNIVISION TECHNOLOGIES, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:EASTMAN KODAK COMPANY;REEL/FRAME:026227/0213 Effective date: 20110415 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |