US20100046298A1 - Non-volatile semiconductor memory circuit - Google Patents
Non-volatile semiconductor memory circuit Download PDFInfo
- Publication number
- US20100046298A1 US20100046298A1 US12/462,910 US46291009A US2010046298A1 US 20100046298 A1 US20100046298 A1 US 20100046298A1 US 46291009 A US46291009 A US 46291009A US 2010046298 A1 US2010046298 A1 US 2010046298A1
- Authority
- US
- United States
- Prior art keywords
- memory cell
- volatile memory
- voltage
- power supply
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 24
- 230000014759 maintenance of location Effects 0.000 claims abstract description 26
- 239000002784 hot electron Substances 0.000 claims description 6
- 229920006395 saturated elastomer Polymers 0.000 claims description 2
- 230000003247 decreasing effect Effects 0.000 abstract description 2
- 238000009966 trimming Methods 0.000 description 23
- 239000000758 substrate Substances 0.000 description 13
- 230000006870 function Effects 0.000 description 8
- 230000007423 decrease Effects 0.000 description 6
- 238000000034 method Methods 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 5
- 230000004888 barrier function Effects 0.000 description 5
- 238000002347 injection Methods 0.000 description 5
- 239000007924 injection Substances 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 5
- 229910052710 silicon Inorganic materials 0.000 description 5
- 239000010703 silicon Substances 0.000 description 5
- 230000005684 electric field Effects 0.000 description 4
- 230000006872 improvement Effects 0.000 description 4
- 230000008859 change Effects 0.000 description 3
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 230000005284 excitation Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000005036 potential barrier Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0408—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors
- G11C16/0416—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells containing floating gate transistors comprising cells containing a single floating gate transistor and no select transistor, e.g. UV EPROM
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/26—Sensing or reading circuits; Data output circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/30—Power supply circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/147—Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops
Definitions
- the present invention relates to a non-volatile semiconductor memory circuit, in particular to an improvement of data retention characteristics.
- non-volatile semiconductor memory cell which stores data by varying a threshold voltage of a transistor through injection of charges into a floating gate
- data retention characteristics in a reading mode and a retention mode have been regarded as a problem since an application of a certain voltage, which is smaller than an applied voltage for writing, to the non-volatile memory cell both in the reading mode and the retention mode causes extremely slight writing or erasing.
- writing and/or erasing of a data by a voltage can be prevented, but there still remains a problem of escape of the stored electrons due to their thermal energy.
- a dedicated device having a high withstanding voltage is required, which is a cause of increase in the number of manufacturing steps, that is, increase in cost therefor.
- a memory size of 10 bits is required at most in many cases.
- addition of the dedicated device having high withstanding voltage only for the small-size memory is a cause of significant decrease in cost competitiveness of a semiconductor integrated circuit device (for example, see JP 2003-229498 A (FIG. 1)).
- JP 2006-331587 A an output from the memory is stored in a latch circuit, and an output from the latch circuit is fed back to an input to a memory circuit, thereby improving retention characteristics.
- the number of elements becomes large, and actual application to the semiconductor integrated circuit device increases a chip size, decreasing cost competitiveness.
- a writing select transistor and a reading select transistor are provided in parallel for suppressing fluctuations in a threshold voltage during writing and reducing power consumption during reading.
- a power supply line is the same in reading and writing, and thus the writing and reading select transistors need to be formed of a transistor which can undergo an application of high voltage during writing.
- a transistor having higher withstanding voltage shows poor characteristics, and for example, has a smaller drivability and a larger size.
- the transistors are formed in a process conforming to the withstanding voltage of the writing select transistor, it is difficult to obtain a transistor having excellent characteristics during reading.
- a non-volatile semiconductor memory circuit according to the present invention adopts the following means for solving the above-mentioned problems.
- the present invention provides a non-volatile semiconductor memory circuit comprising: a non-volatile memory cell which stores data; and a constant current circuit connected in series with the non-volatile memory cell, a connection point therebetween being set to be an output, wherein a difference in a threshold voltage of the non-volatile memory cell between an erase state and a write state is used, and in a reading mode or a retention mode, a voltage applied between a source and a drain of the non-volatile memory cell is made to be small in a case where the non-volatile memory cell is in the erase state, whereas the voltage applied between the source and the drain of the non-volatile memory cell is made to be large in a case where the non-volatile memory cell is in the write state, to thereby allow writing in the non-volatile memory cell which is in the write state, in the reading mode or the retention mode.
- the present invention provides the non-volatile semiconductor memory circuit further comprising: a power supply line used in the reading mode and the retention mode; another power supply line which is provided separately from the power supply line and is used in data rewriting of the non-volatile memory cell; and a transistor provided between the output and the another power supply line used in the data rewriting of the non-volatile memory cell, wherein the transistor is brought into conduction state at a time of the data rewriting of the non-volatile memory cell.
- a current constantly flows through a circuit formed of the constant current circuit and the non-volatile memory cell which are connected in series when power is turned on.
- the voltage applied between the source and the drain of the non-volatile memory cell which is in the erase state is almost zero, and thus energy of electrons flowing through a channel is extremely low. Accordingly, the electrons cannot pass through a barrier between a silicon substrate and a gate insulating film directly from the channel. In addition, the energy of the electrons flowing through the channel is low, and hence a phenomenon in which electron-hole pairs are generated does not occur along with impact ionization in the vicinity of the drain. For those reasons, data is not rewritten.
- a high voltage corresponding to an amount of the power supply voltage VDD is applied between the source and the drain of the non-volatile memory cell which is in the write state.
- the electrons flowing through the channel become hot, and a part thereof passes through the barrier between the silicon substrate and the gate insulating film to be injected into the floating gate.
- electron-hole pairs are generated along with the impact ionization in the vicinity of the drain. A part of the generated electrons of the pairs passes through the barrier between the silicon substrate and the gate insulating film or tunnels therethrough to be injected into the floating gate.
- the electrons pass through a potential barrier or tunnel therethrough to escape due to an effect of an electric field or due to some of the electrons having high thermal energy. Accordingly, the number of electrons stored in the floating gate tends to decrease with a lapse of time. For this reason, the number of electrons that the non-volatile memory cell which is in the write state stores in the floating gate decreases with a lapse of time.
- the electrons are injected into the floating gate in the reading mode or the retention mode, whereby the electrons which escape from the floating gate are replenished. Accordingly, data is less likely to be rewritten.
- the non-volatile memory circuit in the non-volatile memory circuit according to the present invention, memory information is not rewritten even when reading is performed continuously.
- the current of the constant current circuit constantly flows through the non-volatile memory cell which is in the erase state. In this manner, the current is caused to flow constantly to continuously output the memory information, whereby a mechanism of storing the memory information in a latch circuit or the like becomes unnecessary. As a result, it becomes possible to decrease an area of the non-volatile memory circuit.
- when power is turned on it is possible to avoid an unstable operating state until data is stored in the latch circuit.
- FIG. 1 illustrates a one-bit memory circuit according to preferred embodiments for carrying out the present invention
- FIG. 2 is a graph illustrating a relationship between a voltage and a current of a constant current circuit and a non-volatile memory cell
- FIG. 3 is a circuit diagram of a one-bit memory circuit including a constant current circuit formed of a p-type transistor, and a trimming circuit according to a first embodiment of the present invention
- FIG. 4 is a graph illustrating a relationship between a voltage and a current of the constant current circuit formed of the p-type transistor and the non-volatile memory cell;
- FIG. 5 illustrates a circuit which clamps an input voltage of a trimming transistor to a power supply voltage VDD;
- FIG. 6 illustrates a two-bit memory circuit and a trimming circuit
- FIG. 7 illustrates a one-bit memory circuit in which a control gate voltage VCG can be connected to a VPP line;
- FIG. 8 illustrates a circuit in which a constant current circuit and a non-volatile memory cell are arranged in a manner opposite to FIG. 1 ;
- FIG. 9 illustrates a one-bit memory circuit including a latch circuit, and a trimming circuit.
- a constant current circuit 1 is arranged on a VDD line side
- a non-volatile memory cell 2 is arranged on a VSS line side
- the constant current circuit 1 and the non-volatile memory cell 2 are connected in series with each other.
- a connection point therebetween is set to be an output, and its output voltage is denoted by reference symbol VOUT.
- the constant current circuit 1 and the non-volatile memory cell 2 are connected to a writing power supply via a writing select transistor 3 .
- a control gate voltage of the non-volatile memory cell 2 and a gate input voltage of the writing select transistor 3 are denoted by reference symbols VCG and VSE, respectively.
- the non-volatile memory cell 2 has an n-type MOS transistor structure using a floating gate.
- the non-volatile memory cell 2 stores a large amount of electrons in the floating gate in a write state, and stores only a small amount of electrons in the floating gate in an erase state. For this reason, a threshold voltage of the non-volatile memory cell 2 is large in the write state and small in the erase state.
- control gate voltage VCG of the non-volatile memory cell 2 and a current of. the constant current circuit 1 may be set to satisfy the following condition:
- the low output voltage VOUT is output in a case where the non-volatile memory cell 2 is in the write state
- the high output voltage VOUT is output in a case where the non-volatile memory cell 2 is in the write state.
- a bias state in this case is described in detail with reference to FIG. 2 .
- FIG. 2 illustrates current characteristics of the non-volatile memory cell 2 in the erase state and the write state and the constant current circuit 1 as a function of the output voltage VOUT.
- the saturation current that the non-volatile memory cell 2 can cause to flow is larger than the constant current of the constant current circuit 1 based on the above-mentioned condition.
- currents flowing through the constant current circuit 1 and the non-volatile memory cell 2 which are connected in series need to be the same, and thus the output voltage VOUT is substantially equal to a power supply voltage VSS which is lower than a power supply voltage VDD.
- a voltage applied to the non-volatile memory cell 2 is almost zero in the erase state.
- energy of electrons flowing through a channel of the non-volatile memory cell 2 is extremely low.
- channel hot electrons are not injected into the floating gate of the non-volatile memory cell 2 .
- electron-hole pairs are not generated in the vicinity of a drain thereof, whereby the electrons are not injected into the floating gate thereof.
- the saturation current that the non-volatile memory cell 2 can cause to flow is smaller than the constant current.
- the output voltage VOUT is equal to the power supply voltage VDD higher than the power supply voltage VSS, a voltage difference therebetween is zero, whereby the constant current is zero as well. Accordingly, in the write state, the currents flowing through the constant current circuit 1 and the non-volatile memory cell 2 which are connected in series are equal to each other, and thus the output voltage VOUT is substantially equal to the power supply voltage VDD.
- a voltage substantially equal to the power supply voltage VDD is applied to the non-volatile memory cell 2 , whereby the electrons flowing through the channel of the non-volatile memory cell 2 become hot electrons.
- the electrons are injected into the floating gate of the non-volatile memory cell 2 , that is, writing is performed.
- the electrons are injected mainly as follows.
- the injection of the hot electrons is mainly performed as follows. That is, the hot electrons flowing through the channel directly pass through a barrier between a silicon substrate and an insulating film, and a part of the electrons, generated in a large amount along with the generation of electron-hole pairs in the vicinity of the drain, is injected.
- the electrons stored in the floating gate escape from the floating gate due to an electric field, thermal excitation, or the like, and thus the number of electrons stored in the floating gate decreases with a lapse of time.
- the non-volatile memory cell 2 is in the write state, that is, in the state where the electrons are stored in the floating gate, whereby writing in the reading mode is performed toward an improvement in data retention characteristics.
- a voltage to be applied to the non-volatile memory cell changes considerably in accordance with information stored in the non-volatile memory cell. Then, in response to the voltage applied to the non-volatile memory cell, writing is performed on the non-volatile memory cell which is in the write state. Accordingly, there can be realized a non-volatile memory circuit which has improved data retention characteristics with a small area.
- the writing select transistor 3 is turned on, and then the power supply voltage VSS is applied to a substrate and a source of the non-volatile memory cell 2 while a voltage VPP is applied to a drain thereof. As a result, writing is performed.
- a VPP line is for applying a writing voltage larger than the power supply voltage VDD, and is provided separately from the VDD line.
- the voltage VPP is set to be independent of other voltages in this manner, and hence there is no need to make a withstanding voltage of the entire semiconductor integrated circuit device corresponding to the voltage VPP.
- the withstanding voltage is low, a transistor, a device isolation region, and the like can be reduced in size, with the result that the entire semiconductor integrated circuit device can be downsized. As a result, there can be obtained a semiconductor integrated circuit device whose cost competitiveness is high.
- a potential difference between a source and a drain becomes larger when the voltage VPP is increased, and thus energy of electrons flowing through a channel increases. As a result, more electrons can be stored in the floating gate. Accordingly, there can be obtained improvements in characteristics, such as a reduction in error rate of memory information due to insufficient writing and an improvement in retention characteristics.
- a constant current circuit is formed of a p-type transistor 4 and is arranged on a VDD line side, the non-volatile memory cell 2 is arranged on a VSS line side, and the p-type transistor 4 and the non-volatile memory cell 2 are connected in series.
- a connection point therebetween is set to be an output, and a voltage of the output is denoted by reference symbol VOUT.
- the p-type transistor 4 and the non-volatile memory cell 2 are connected to a writing VPP line via the writing select transistor 3 .
- a control gate voltage of the non-volatile memory cell 2 , a gate input voltage of the writing select transistor 3 , and an input voltage of the p-type transistor 4 are denoted by reference symbols VCG, VSE, and VPBIAS, respectively.
- a memory circuit is configured as described above.
- FIG. 3 illustrates a case where the memory circuit is used in trimming of a voltage VA which is an analog value.
- a division resistor 6 is used to resistively divide the voltage VA
- a trimming transistor 5 is arranged in parallel with a part of the division resistor 6
- the output voltage VOUT is connected to a gate of the trimming transistor 5 .
- the trimming transistor 5 is turned on/off in accordance with storage information of the non-volatile memory cell 2 , and hence a resistance division ratio of the voltage VA changes in accordance with the storage information of the non-volatile memory cell 2 .
- the non-volatile memory cell 2 has an n-type MOS transistor structure using the floating gate.
- the non-volatile memory cell 2 stores a large amount of electrons in the floating gate in the write state, and stores only a small amount of electrons therein in the erase state. For this reason, the non-volatile memory cell 2 has a high threshold voltage in the write state and a low threshold voltage in the erase state.
- the transistor is generally in the saturated operating state, and has an almost constant value at which a current caused to flow does not depend on a voltage VDS between the source and the drain thereof, when:
- the above-mentioned phenomenon is used to form the constant current circuit by a p-type transistor and its input voltage VPBIAS.
- a voltage region of the output voltage VOUT which makes the current constant is a region between VSS and VDD-(PBIAS-VDD-VTH).
- VSS is 0 V
- VDD is 5 V
- VTH is ⁇ 0.1 V (enhancement)
- PBIAS is 4.7 V
- a constant current can be obtained when the output voltage VOUT of FIG. 3 falls within a range of 0 V to 4.8 V.
- Expression (1) is not satisfied, whereby a current largely depends on the voltage VDS between the source and the drain.
- a p-type transistor is used as the constant current circuit, but an n-type transistor can similarly form the constant current circuit.
- a back gate voltage is applied when the substrate is connected to the power supply voltage VSS, and thus the substrate of the n-type transistor is connected to the output voltage VOUT.
- the structure of the constant current circuit is not essential to the present invention, and thus description thereof is not given.
- a channel width and a channel length are 2.0 ⁇ m, and a coupling ratio is 0.5, a threshold voltage in the write state is 2.0 V, and a threshold voltage in the erase state is 0 V.
- a channel width and a channel length are 2.0 ⁇ m, and a threshold voltage is ⁇ 0.1 V (enhancement). Thicknesses of a gate insulating film of the n-type non-volatile memory cell 2 and the p-type transistor 4 are 100 ⁇ .
- the power supply voltage VSS is 0 V
- the power supply voltage VDD is 5 V
- the input voltage PBIAS is 4.7 V
- the control gate voltage is 2 V.
- VG gate voltage
- VTH threshold voltage
- VG gate voltage
- VTH threshold voltage voltage
- a saturation current of the n-type non-volatile memory cell 2 is larger than a saturation current of the p-type transistor 4 by approximately a hundred times.
- FIG. 4 illustrates a relationship between a voltage and a current on this occasion.
- the saturation current does not depend on the drain voltage.
- the saturation current slightly increases along with an increase in drain voltage, and thus there is a slight tilt in the saturation current of FIG. 4 , which is different from FIG. 2 .
- the saturation current flows in the case where VDS>VG ⁇ VTH, and a linear current flows in the case where VDS ⁇ VG ⁇ VTH.
- the currents flowing through the non-volatile memory cell 2 and the p-type transistor 4 are equal to each other owing to series connection, whereby in FIG. 4 , the output voltage VOUT is indicated by an intersection between the current of the non-volatile memory cell 2 which is in the erase state and the current of the p-type transistor 4 forming the constant current circuit.
- energy of electrons flowing through the channel of the n-type non-volatile memory cell 2 is 0.02 eV at most, and the electrons do not have energy enough to pass through the barrier between the silicon substrate and the gate insulating film. For this reason, the electrons are not injected into the floating gate. And the data is not rewritten even by continuously reading the non-volatile memory cell 2 which is in the erase state.
- the current that the n-type non-volatile memory cell 2 may cause to flow is much smaller than the saturation current of the p-type transistor 4 .
- the currents flowing through the non-volatile memory cell 2 and the p-type transistor 4 are equal to each other owing to series connection, whereby in FIG. 4 , the output voltage VOUT is indicated by an intersection between the current of the n-type non-volatile memory cell 2 which is in the write state and the current of the p-type transistor 4 .
- the output voltage VOUT is almost 5 V.
- the voltage of approximately 5 V is applied to the n-type non-volatile memory cell 2 , the electrons flowing through the channel of the n-type non-volatile memory cell 2 have a large amount of energy, and thus extremely slight writing occurs in the floating gate.
- the electrons stored in the floating gate gradually disappear with a lapse of time, and data disappears sooner or later. In other words, data is rewritten.
- the electrons are injected into the floating gate in the reading mode or the retention mode as described above, whereby data retention characteristics are improved.
- the state in which almost no voltage is applied to the non-volatile memory cell which is in the erase state and voltage substantially equal to the power supply voltage is applied to the non-volatile memory cell which is in the write state, can be achieved. In other words, retention characteristics can be improved while minimizing an increase in area.
- the output voltage VOUT is substantially equal to the power supply voltage VSS in the erase state and to the power supply voltage VDD in the write state. For this reason, there is no need to make a comparison with a reference memory cell used in a general memory circuit, and hence a sense amplifier and the reference memory cell become unnecessary, which enables reducing the area correspondingly.
- the memory circuit according to the present invention has a characteristic that the data is not rewritten even when the reading mode continues, and is thus particularly suitable for trimming of an analog value. Referring to FIG. 3 , description is given here of the case where the present invention is applied to the circuit which divides the voltage VA of an analog value by a division resistor.
- the trimming transistor 5 is connected in parallel with the division resistor 6 which divides the voltage VA.
- the trimming transistor 5 is a p-type transistor
- the trimming transistor 5 formed of a p-type transistor is turned on, whereby the division resistor 6 is short-circuited, whereas when the output voltage VOUT is high, the trimming transistor 5 formed of a p-type transistor is turned off, whereby the division resistor 6 functions.
- an on-resistance of the trimming transistor 5 in an on-state needs to be as small as negligible compared with that of the division resistor. Even in the case where the trimming transistor 5 is turned off, a leakage current between a source and a drain thereof or a junction leakage current is generated, and an off-resistance due to those leakage currents needs to be extremely larger compared with that of the division resistor.
- the trimming transistor which satisfies the above-mentioned two conditions can be easily set by adjusting a channel width, a channel length, and a threshold voltage.
- the output voltage VOUT is directly input to the trimming transistor 5 , but there may be provided a circuit such as an inverter therebetween for reversing or adjusting data.
- the input voltage VSE of the writing select transistor 3 is an input for selecting the writing operation. Writing is performed when the writing select transistor 3 is turned on and the voltage VPP is equal to or larger than a voltage required for writing.
- high voltage is required for writing in the non-volatile memory cell.
- Voltage higher than a maximum operating voltage VDDmax of the power supply voltage VDD is required for writing, and a device is configured so as to be endurable even when the high voltage for writing is applied thereto, whereby a withstanding voltage needs to be increased compared with the case where the device is configured in accordance with the maximum operating voltage VDDmax.
- the VPP line is provided separately from a line for the power supply voltage VDD as illustrated in FIG. 3 .
- the voltage required for writing is applied only to the VPP line, and a voltage which is equal to or smaller than the maximum operating voltage VDDmax is applied to the VDD line.
- the voltage VPP is applied to the gate insulating film of the trimming transistor 5 .
- a diode 7 and a resistor 8 may be used, to thereby clamp the voltage VPP to the power supply voltage VDD.
- a voltage applied to the insulating film has a value obtained by subtracting the power supply voltage VDD from the voltage VPP. Accordingly, the clamp circuit as described above is not necessary.
- the voltage VPP is applied also to the drain of the p-type transistor 4 for constant current.
- PN junction of the drain and the substrate is in a forward direction, and thus a forward current flows from the VPP line to the VDD line when the substrate of the p-type transistor is directly connected to the power supply voltage VDD.
- the flow of the forward current is avoidable by sandwiching a resistor between the VPP line and the VDD line or separating the substrate of the p-type transistor 4 from the power supply voltage VDD to provide a switch therebetween.
- the voltage VPP is applied to the drain of the writing select transistor 3 , and thus the writing select transistor 3 needs to have a withstanding voltage equal to the voltage VPP.
- a drain withstanding voltage of a p-type transistor is generally larger than that of an n-type transistor. Accordingly, a channel length of a transistor may be increased so that a punch-through does not occur due to the voltage VPP. Regarding the channel length, the channel may be increased in length in a mask process, and hence there is no need to change the manufacturing step in accordance with the voltage VPP.
- FIG. 6 is a circuit diagram illustrating a two-bit non-volatile memory circuit 2 and resistive division of the voltage VA.
- writing is performed only on the non-volatile memory cell 2 in which the writing select transistor 3 is turned on.
- a transistor for selection is not present in reading, and the output voltages VOUT of the non-volatile memory circuit 2 are respectively input to the trimming transistors formed of p-type transistors, whereby stored data is constantly output.
- the trimming transistor may be formed of an n-type transistor to function in a similar manner.
- the control gate voltage VCG is connected to the VPP line via a select transistor 9 for the control gate voltage VCG.
- the control gate voltage VCG can be raised to the voltage VPP in writing.
- the electrons are injected into the floating gate.
- the electrons have negative charges, and thus, injection efficiency of channel hot electrons can be increased by raising a potential of the floating gate.
- an electric field in the vicinity of the drain becomes weak, and thus a generation amount of electron-hole pairs decreases. Accordingly it cannot be generally said that the injection efficiency in total is excellent when the control gate voltage VCG is raised to the voltage VPP.
- the control gate voltage VCG is connected to the VPP line via a switch, to thereby further shift the threshold voltage.
- the non-volatile memory cell 2 is arranged on the power supply voltage VDD side
- the constant current circuit 1 is arranged on the power supply voltage VSS side
- the non-volatile memory cell 2 and the constant current circuit 1 are connected in series.
- a substrate of the non-volatile memory cell 2 is connected to the output voltage VOUT so that a back gate voltage is not applied.
- the output voltage VOUT is input to a latch circuit, and an output of the latch circuit is input to the trimming transistor 5 .
- memory information can be stored in the latch circuit. Accordingly, a constant current is caused to flow through the constant current circuit when power is turned on to read the information stored in the non-volatile memory cell 2 to the latch circuit, and after that, it is possible to shut off the currents flowing through the non-volatile memory cell 2 and the constant current circuit 1 .
- the current consumption can be reduced by shutting off the currents. Accordingly, the structure according to this embodiment is suitable for a semiconductor integrated circuit device in which a low current consumption takes precedence than others.
- non-volatile memory cell of an n-type MOS transistor structure in which a floating gate is used for a non-volatile memory cell description has been given of the non-volatile memory cell of an n-type MOS transistor structure in which a floating gate is used for a non-volatile memory cell.
- the present invention is not limited thereto.
- a p-type MOS transistor structure using a floating gate the function similar to those of the embodiments described above can be obtained also with a mode in which holes are stored in the floating gate in the write state.
- a non-volatile memory cell which does not include a floating gate but includes a charge trap type transistor, which causes a trap site of an insulating film to trap charges.
- a non-volatile memory cell of a charge trap type transistor in which charges are trapped into an insulating film, a non-volatile memory cell in which oxide-nitride-oxide (ONO) is used for an insulating film is generally known.
- ONO oxide-nitride-oxide
- the charge trap type transistor a fact that a threshold voltage changes in accordance with a trap amount of charges into the insulating film is used for storing data. Accordingly, even when the non-volatile memory cell of the charge trap type transistor is used, the function similar to those of the embodiments as described above can be obtained.
- the non-volatile semiconductor memory circuit to be used is a non-volatile semiconductor memory circuit in which a constant current circuit and a non-volatile memory cell are connected in series and a connection point therebetween is set to be an output, the function of the present invention can be obtained even when another device is provided between the power supply voltage VDD and the power supply voltage VSS.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Read Only Memory (AREA)
- Non-Volatile Memory (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention relates to a non-volatile semiconductor memory circuit, in particular to an improvement of data retention characteristics.
- 2. Description of the Related Art
- In a non-volatile semiconductor memory cell which stores data by varying a threshold voltage of a transistor through injection of charges into a floating gate, data retention characteristics in a reading mode and a retention mode have been regarded as a problem since an application of a certain voltage, which is smaller than an applied voltage for writing, to the non-volatile memory cell both in the reading mode and the retention mode causes extremely slight writing or erasing.
- In other case, there occurs a phenomenon that electrons stored in the floating gate escape therefrom not due to an electric field caused by a voltage but due to a thermal energy of the electrons. Continual occurrence of the phenomenon, whose probability is extremely low, may cause a change of a data in ten years, which is thought to be a typical lifetime for consumer products. In order to prevent the change of a data as described above, various means are employed.
- For example, there is a method of preventing data from being rewritten by storing data read from a non-volatile memory cell in a latch circuit, and then preventing a current flow through the non-volatile memory cell or applying such a bias as not to generate a voltage difference. In this case, writing and/or erasing of a data by a voltage can be prevented, but there still remains a problem of escape of the stored electrons due to their thermal energy.
- Accordingly, there is employed a method of making an insulating film thicker to increase energy required for the electrons to escape from the floating gate.
- Alternatively, there is a method of changing a bias condition in a retention mode between a non-volatile memory cell in which charges are stored in a floating gate and a cell in which charges are not stored. In this case, retention characteristics of the non-volatile memory cell in which the electrons are stored in the floating gate are improved drastically by injecting the electrons (for example, see JP 2006-331587 A (FIG. 1)).
- Further, since a relatively high voltage is necessary for writing of a data, a dedicated device having a high withstanding voltage is required, which is a cause of increase in the number of manufacturing steps, that is, increase in cost therefor. Particularly in a case where a non-volatile memory is used in trimming of an analog value, a memory size of 10 bits is required at most in many cases. Thus, addition of the dedicated device having high withstanding voltage only for the small-size memory is a cause of significant decrease in cost competitiveness of a semiconductor integrated circuit device (for example, see JP 2003-229498 A (FIG. 1)).
- In the method of JP 2006-331587 A, an output from the memory is stored in a latch circuit, and an output from the latch circuit is fed back to an input to a memory circuit, thereby improving retention characteristics. However, in this case, the number of elements becomes large, and actual application to the semiconductor integrated circuit device increases a chip size, decreasing cost competitiveness.
- In the method of JP 2003-229498 A, a writing select transistor and a reading select transistor are provided in parallel for suppressing fluctuations in a threshold voltage during writing and reducing power consumption during reading. However, a power supply line is the same in reading and writing, and thus the writing and reading select transistors need to be formed of a transistor which can undergo an application of high voltage during writing. In general, compared with a transistor having lower withstanding voltage, a transistor having higher withstanding voltage shows poor characteristics, and for example, has a smaller drivability and a larger size. When the transistors are formed in a process conforming to the withstanding voltage of the writing select transistor, it is difficult to obtain a transistor having excellent characteristics during reading.
- A non-volatile semiconductor memory circuit according to the present invention adopts the following means for solving the above-mentioned problems.
- The present invention provides a non-volatile semiconductor memory circuit comprising: a non-volatile memory cell which stores data; and a constant current circuit connected in series with the non-volatile memory cell, a connection point therebetween being set to be an output, wherein a difference in a threshold voltage of the non-volatile memory cell between an erase state and a write state is used, and in a reading mode or a retention mode, a voltage applied between a source and a drain of the non-volatile memory cell is made to be small in a case where the non-volatile memory cell is in the erase state, whereas the voltage applied between the source and the drain of the non-volatile memory cell is made to be large in a case where the non-volatile memory cell is in the write state, to thereby allow writing in the non-volatile memory cell which is in the write state, in the reading mode or the retention mode.
- The present invention provides the non-volatile semiconductor memory circuit further comprising: a power supply line used in the reading mode and the retention mode; another power supply line which is provided separately from the power supply line and is used in data rewriting of the non-volatile memory cell; and a transistor provided between the output and the another power supply line used in the data rewriting of the non-volatile memory cell, wherein the transistor is brought into conduction state at a time of the data rewriting of the non-volatile memory cell.
- A current constantly flows through a circuit formed of the constant current circuit and the non-volatile memory cell which are connected in series when power is turned on.
- In the reading mode or the retention mode, the voltage applied between the source and the drain of the non-volatile memory cell which is in the erase state is almost zero, and thus energy of electrons flowing through a channel is extremely low. Accordingly, the electrons cannot pass through a barrier between a silicon substrate and a gate insulating film directly from the channel. In addition, the energy of the electrons flowing through the channel is low, and hence a phenomenon in which electron-hole pairs are generated does not occur along with impact ionization in the vicinity of the drain. For those reasons, data is not rewritten.
- Meanwhile, in the reading mode or the retention mode, a high voltage corresponding to an amount of the power supply voltage VDD is applied between the source and the drain of the non-volatile memory cell which is in the write state. As a result, the electrons flowing through the channel become hot, and a part thereof passes through the barrier between the silicon substrate and the gate insulating film to be injected into the floating gate. In addition, electron-hole pairs are generated along with the impact ionization in the vicinity of the drain. A part of the generated electrons of the pairs passes through the barrier between the silicon substrate and the gate insulating film or tunnels therethrough to be injected into the floating gate.
- Generally, in a case where a large amount of electrons are stored in the floating gate, the electrons pass through a potential barrier or tunnel therethrough to escape due to an effect of an electric field or due to some of the electrons having high thermal energy. Accordingly, the number of electrons stored in the floating gate tends to decrease with a lapse of time. For this reason, the number of electrons that the non-volatile memory cell which is in the write state stores in the floating gate decreases with a lapse of time.
- However, as described above, in the non-volatile memory cell which is in the write state, the electrons are injected into the floating gate in the reading mode or the retention mode, whereby the electrons which escape from the floating gate are replenished. Accordingly, data is less likely to be rewritten.
- Further, there can be obtained a semiconductor non-volatile memory circuit which is formed of a fewer number of devices and has improved retention characteristics.
- Owing to the characteristics described above, in the non-volatile memory circuit according to the present invention, memory information is not rewritten even when reading is performed continuously. In this case, the current of the constant current circuit constantly flows through the non-volatile memory cell which is in the erase state. In this manner, the current is caused to flow constantly to continuously output the memory information, whereby a mechanism of storing the memory information in a latch circuit or the like becomes unnecessary. As a result, it becomes possible to decrease an area of the non-volatile memory circuit. Moreover, when power is turned on, it is possible to avoid an unstable operating state until data is stored in the latch circuit.
- In the accompanying drawings:
-
FIG. 1 illustrates a one-bit memory circuit according to preferred embodiments for carrying out the present invention: -
FIG. 2 is a graph illustrating a relationship between a voltage and a current of a constant current circuit and a non-volatile memory cell; -
FIG. 3 is a circuit diagram of a one-bit memory circuit including a constant current circuit formed of a p-type transistor, and a trimming circuit according to a first embodiment of the present invention; -
FIG. 4 is a graph illustrating a relationship between a voltage and a current of the constant current circuit formed of the p-type transistor and the non-volatile memory cell; -
FIG. 5 illustrates a circuit which clamps an input voltage of a trimming transistor to a power supply voltage VDD; -
FIG. 6 illustrates a two-bit memory circuit and a trimming circuit; -
FIG. 7 illustrates a one-bit memory circuit in which a control gate voltage VCG can be connected to a VPP line; -
FIG. 8 illustrates a circuit in which a constant current circuit and a non-volatile memory cell are arranged in a manner opposite toFIG. 1 ; and -
FIG. 9 illustrates a one-bit memory circuit including a latch circuit, and a trimming circuit. - The present invention is described with reference to
FIG. 1 . A constantcurrent circuit 1 is arranged on a VDD line side, anon-volatile memory cell 2 is arranged on a VSS line side, and the constantcurrent circuit 1 and thenon-volatile memory cell 2 are connected in series with each other. A connection point therebetween is set to be an output, and its output voltage is denoted by reference symbol VOUT. Through the connection point, the constantcurrent circuit 1 and thenon-volatile memory cell 2 are connected to a writing power supply via a writingselect transistor 3. A control gate voltage of thenon-volatile memory cell 2 and a gate input voltage of the writingselect transistor 3 are denoted by reference symbols VCG and VSE, respectively. - The
non-volatile memory cell 2 has an n-type MOS transistor structure using a floating gate. Thenon-volatile memory cell 2 stores a large amount of electrons in the floating gate in a write state, and stores only a small amount of electrons in the floating gate in an erase state. For this reason, a threshold voltage of thenon-volatile memory cell 2 is large in the write state and small in the erase state. - Accordingly, the control gate voltage VCG of the
non-volatile memory cell 2 and a current of. the constantcurrent circuit 1 may be set to satisfy the following condition: - “saturation current of non-volatile memory cell in write state”<“constant current of constant current circuit”<“saturation current of non-volatile memory cell in erase state”.
- When the constant current and the control gate voltage VCG which satisfy the above-mentioned condition are applied in a reading mode, the low output voltage VOUT is output in a case where the
non-volatile memory cell 2 is in the write state, and the high output voltage VOUT is output in a case where thenon-volatile memory cell 2 is in the write state. A bias state in this case is described in detail with reference toFIG. 2 . -
FIG. 2 illustrates current characteristics of thenon-volatile memory cell 2 in the erase state and the write state and the constantcurrent circuit 1 as a function of the output voltage VOUT. In the case where thenon-volatile memory cell 2 is in the erase state, the saturation current that thenon-volatile memory cell 2 can cause to flow is larger than the constant current of the constantcurrent circuit 1 based on the above-mentioned condition. On this occasion, currents flowing through the constantcurrent circuit 1 and thenon-volatile memory cell 2 which are connected in series need to be the same, and thus the output voltage VOUT is substantially equal to a power supply voltage VSS which is lower than a power supply voltage VDD. - Accordingly, a voltage applied to the
non-volatile memory cell 2 is almost zero in the erase state. In this case, energy of electrons flowing through a channel of thenon-volatile memory cell 2 is extremely low. For this reason, channel hot electrons are not injected into the floating gate of thenon-volatile memory cell 2. In addition, electron-hole pairs are not generated in the vicinity of a drain thereof, whereby the electrons are not injected into the floating gate thereof. - Next, a case where the
non-volatile memory cell 2 is in the write state is described. In this case, the saturation current that thenon-volatile memory cell 2 can cause to flow is smaller than the constant current. When the output voltage VOUT is equal to the power supply voltage VDD higher than the power supply voltage VSS, a voltage difference therebetween is zero, whereby the constant current is zero as well. Accordingly, in the write state, the currents flowing through the constantcurrent circuit 1 and thenon-volatile memory cell 2 which are connected in series are equal to each other, and thus the output voltage VOUT is substantially equal to the power supply voltage VDD. On this occasion, a voltage substantially equal to the power supply voltage VDD is applied to thenon-volatile memory cell 2, whereby the electrons flowing through the channel of thenon-volatile memory cell 2 become hot electrons. As a result, the electrons are injected into the floating gate of thenon-volatile memory cell 2, that is, writing is performed. The electrons are injected mainly as follows. The injection of the hot electrons is mainly performed as follows. That is, the hot electrons flowing through the channel directly pass through a barrier between a silicon substrate and an insulating film, and a part of the electrons, generated in a large amount along with the generation of electron-hole pairs in the vicinity of the drain, is injected. - In general, the electrons stored in the floating gate escape from the floating gate due to an electric field, thermal excitation, or the like, and thus the number of electrons stored in the floating gate decreases with a lapse of time. Here, the
non-volatile memory cell 2 is in the write state, that is, in the state where the electrons are stored in the floating gate, whereby writing in the reading mode is performed toward an improvement in data retention characteristics. - As described above, a voltage to be applied to the non-volatile memory cell changes considerably in accordance with information stored in the non-volatile memory cell. Then, in response to the voltage applied to the non-volatile memory cell, writing is performed on the non-volatile memory cell which is in the write state. Accordingly, there can be realized a non-volatile memory circuit which has improved data retention characteristics with a small area.
- The writing
select transistor 3 is turned on, and then the power supply voltage VSS is applied to a substrate and a source of thenon-volatile memory cell 2 while a voltage VPP is applied to a drain thereof. As a result, writing is performed. A VPP line is for applying a writing voltage larger than the power supply voltage VDD, and is provided separately from the VDD line. The voltage VPP is set to be independent of other voltages in this manner, and hence there is no need to make a withstanding voltage of the entire semiconductor integrated circuit device corresponding to the voltage VPP. When the withstanding voltage is low, a transistor, a device isolation region, and the like can be reduced in size, with the result that the entire semiconductor integrated circuit device can be downsized. As a result, there can be obtained a semiconductor integrated circuit device whose cost competitiveness is high. - A potential difference between a source and a drain becomes larger when the voltage VPP is increased, and thus energy of electrons flowing through a channel increases. As a result, more electrons can be stored in the floating gate. Accordingly, there can be obtained improvements in characteristics, such as a reduction in error rate of memory information due to insufficient writing and an improvement in retention characteristics.
- Referring to
FIG. 3 , detailed description is given by describing a size and the like. - A constant current circuit is formed of a p-
type transistor 4 and is arranged on a VDD line side, thenon-volatile memory cell 2 is arranged on a VSS line side, and the p-type transistor 4 and thenon-volatile memory cell 2 are connected in series. A connection point therebetween is set to be an output, and a voltage of the output is denoted by reference symbol VOUT. Through the connection point, the p-type transistor 4 and thenon-volatile memory cell 2 are connected to a writing VPP line via the writingselect transistor 3. A control gate voltage of thenon-volatile memory cell 2, a gate input voltage of the writingselect transistor 3, and an input voltage of the p-type transistor 4 are denoted by reference symbols VCG, VSE, and VPBIAS, respectively. A memory circuit is configured as described above. -
FIG. 3 illustrates a case where the memory circuit is used in trimming of a voltage VA which is an analog value. Adivision resistor 6 is used to resistively divide the voltage VA, a trimmingtransistor 5 is arranged in parallel with a part of thedivision resistor 6, and the output voltage VOUT is connected to a gate of the trimmingtransistor 5. The trimmingtransistor 5 is turned on/off in accordance with storage information of thenon-volatile memory cell 2, and hence a resistance division ratio of the voltage VA changes in accordance with the storage information of thenon-volatile memory cell 2. - The
non-volatile memory cell 2 has an n-type MOS transistor structure using the floating gate. Thenon-volatile memory cell 2 stores a large amount of electrons in the floating gate in the write state, and stores only a small amount of electrons therein in the erase state. For this reason, thenon-volatile memory cell 2 has a high threshold voltage in the write state and a low threshold voltage in the erase state. - Next, the constant current circuit is described. The transistor is generally in the saturated operating state, and has an almost constant value at which a current caused to flow does not depend on a voltage VDS between the source and the drain thereof, when:
-
VG (gate voltage)−VTH (threshold voltage)<VDS (voltage between source and drain) Expression (1) - The above-mentioned phenomenon is used to form the constant current circuit by a p-type transistor and its input voltage VPBIAS.
- In the case where the threshold voltage VTH is enhancement, a voltage region of the output voltage VOUT which makes the current constant is a region between VSS and VDD-(PBIAS-VDD-VTH). For example, in a case where VSS is 0 V, VDD is 5 V, VTH is −0.1 V (enhancement) , and PBIAS is 4.7 V, a constant current can be obtained when the output voltage VOUT of
FIG. 3 falls within a range of 0 V to 4.8 V. - In voltage regions other than the above-mentioned voltage region, Expression (1) is not satisfied, whereby a current largely depends on the voltage VDS between the source and the drain. In this case, a p-type transistor is used as the constant current circuit, but an n-type transistor can similarly form the constant current circuit. Note that in the case of using the n-type transistor, a back gate voltage is applied when the substrate is connected to the power supply voltage VSS, and thus the substrate of the n-type transistor is connected to the output voltage VOUT. Alternatively, it is possible to form the constant current circuit using a plurality of transistors or devices. However, the structure of the constant current circuit is not essential to the present invention, and thus description thereof is not given.
- Next, for easier understanding, description is given by describing a specific transistor size and an applied voltage. As to a size of the
non-volatile memory cell 2, a channel width and a channel length are 2.0 μm, and a coupling ratio is 0.5, a threshold voltage in the write state is 2.0 V, and a threshold voltage in the erase state is 0 V. - As to a size of the p-
type transistor 4 forming the constant current circuit, a channel width and a channel length are 2.0 μm, and a threshold voltage is −0.1 V (enhancement). Thicknesses of a gate insulating film of the n-typenon-volatile memory cell 2 and the p-type transistor 4 are 100 Å. - As to the voltages in the reading mode, the power supply voltage VSS is 0 V, the power supply voltage VDD is 5 V, the input voltage PBIAS is 4.7 V, and the control gate voltage is 2 V. The above-mentioned size, threshold voltage voltage, thickness of the gate insulating film, and voltage vary in accordance with an operating voltage of a product to which the present invention is applied and capacity of a manufacturing facility, which are irrelevant to the essence of the present invention.
- In the p-
type transistor 4, VG (gate voltage)−VTH (threshold voltage)=(PBIAS−VDD)−VTH=−0.2 V. The gate voltage VG is a gate voltage with a source potential as a reference, and thus the above-mentioned relationship is obtained because the source potential is equal to the power supply voltage VDD in the case of the p-type transistor 4. - In the n-type
non-volatile memory cell 2 which is in the erase state, VG (gate voltage)−VTH (threshold voltage voltage)32 2−0=2 V. Comparing with the p-type transistor 4 forming the constant current circuit, in the n-type transistor, a value obtained by subtracting the threshold voltage VTH from the gate voltage VG is larger by ten times, carrier mobility is generally higher by approximately two times, and coupling ratio is 0.5, while a transistor size is the same. Accordingly, a saturation current of the n-typenon-volatile memory cell 2 is larger than a saturation current of the p-type transistor 4 by approximately a hundred times. -
FIG. 4 illustrates a relationship between a voltage and a current on this occasion. Ideally speaking, the saturation current does not depend on the drain voltage. However, in an actual transistor, the saturation current slightly increases along with an increase in drain voltage, and thus there is a slight tilt in the saturation current ofFIG. 4 , which is different fromFIG. 2 . The saturation current flows in the case where VDS>VG−VTH, and a linear current flows in the case where VDS<VG−VTH. - The currents flowing through the
non-volatile memory cell 2 and the p-type transistor 4 are equal to each other owing to series connection, whereby inFIG. 4 , the output voltage VOUT is indicated by an intersection between the current of thenon-volatile memory cell 2 which is in the erase state and the current of the p-type transistor 4 forming the constant current circuit. The saturation current of the n-type transistor is approximately a hundred times larger than the saturation current of the p-type transistor 4, and VG−VTH=2V, whereby the output voltage VOUT is approximately 2/100=0.02 V (for simplification). Accordingly, energy of electrons flowing through the channel of the n-typenon-volatile memory cell 2 is 0.02 eV at most, and the electrons do not have energy enough to pass through the barrier between the silicon substrate and the gate insulating film. For this reason, the electrons are not injected into the floating gate. And the data is not rewritten even by continuously reading thenon-volatile memory cell 2 which is in the erase state. - Meanwhile, in the n-type
non-volatile memory cell 2 which is in the write state, VG (gate voltage)−VTH (threshold voltage)=0 V with respect to the threshold-voltage of 2 V. Accordingly, the current that the n-typenon-volatile memory cell 2 may cause to flow is much smaller than the saturation current of the p-type transistor 4. Also in this case, the currents flowing through thenon-volatile memory cell 2 and the p-type transistor 4 are equal to each other owing to series connection, whereby inFIG. 4 , the output voltage VOUT is indicated by an intersection between the current of the n-typenon-volatile memory cell 2 which is in the write state and the current of the p-type transistor 4. Accordingly, the output voltage VOUT is almost 5 V. When the voltage of approximately 5 V is applied to the n-typenon-volatile memory cell 2, the electrons flowing through the channel of the n-typenon-volatile memory cell 2 have a large amount of energy, and thus extremely slight writing occurs in the floating gate. - Generally, in the n-type
non-volatile memory cell 2 which is in the write state, the electrons stored in the floating gate gradually disappear with a lapse of time, and data disappears sooner or later. In other words, data is rewritten. However, the electrons are injected into the floating gate in the reading mode or the retention mode as described above, whereby data retention characteristics are improved. - The state, in which almost no voltage is applied to the non-volatile memory cell which is in the erase state and voltage substantially equal to the power supply voltage is applied to the non-volatile memory cell which is in the write state, can be achieved. In other words, retention characteristics can be improved while minimizing an increase in area.
- In addition, the output voltage VOUT is substantially equal to the power supply voltage VSS in the erase state and to the power supply voltage VDD in the write state. For this reason, there is no need to make a comparison with a reference memory cell used in a general memory circuit, and hence a sense amplifier and the reference memory cell become unnecessary, which enables reducing the area correspondingly.
- Next, a peripheral circuit is described. The memory circuit according to the present invention has a characteristic that the data is not rewritten even when the reading mode continues, and is thus particularly suitable for trimming of an analog value. Referring to
FIG. 3 , description is given here of the case where the present invention is applied to the circuit which divides the voltage VA of an analog value by a division resistor. - The trimming
transistor 5 is connected in parallel with thedivision resistor 6 which divides the voltage VA. In the case where the trimmingtransistor 5 is a p-type transistor, when the output voltage VOUT is low, the trimmingtransistor 5 formed of a p-type transistor is turned on, whereby thedivision resistor 6 is short-circuited, whereas when the output voltage VOUT is high, the trimmingtransistor 5 formed of a p-type transistor is turned off, whereby thedivision resistor 6 functions. - Here, an on-resistance of the trimming
transistor 5 in an on-state needs to be as small as negligible compared with that of the division resistor. Even in the case where the trimmingtransistor 5 is turned off, a leakage current between a source and a drain thereof or a junction leakage current is generated, and an off-resistance due to those leakage currents needs to be extremely larger compared with that of the division resistor. The trimming transistor which satisfies the above-mentioned two conditions can be easily set by adjusting a channel width, a channel length, and a threshold voltage. - Here, the output voltage VOUT is directly input to the trimming
transistor 5, but there may be provided a circuit such as an inverter therebetween for reversing or adjusting data. - Next, a writing operation is described. The input voltage VSE of the writing
select transistor 3 is an input for selecting the writing operation. Writing is performed when the writingselect transistor 3 is turned on and the voltage VPP is equal to or larger than a voltage required for writing. - In general, high voltage is required for writing in the non-volatile memory cell. Voltage higher than a maximum operating voltage VDDmax of the power supply voltage VDD is required for writing, and a device is configured so as to be endurable even when the high voltage for writing is applied thereto, whereby a withstanding voltage needs to be increased compared with the case where the device is configured in accordance with the maximum operating voltage VDDmax. As a result, characteristics of the device deteriorate, and thus a size thereof increases. Hence the VPP line is provided separately from a line for the power supply voltage VDD as illustrated in
FIG. 3 . The voltage required for writing is applied only to the VPP line, and a voltage which is equal to or smaller than the maximum operating voltage VDDmax is applied to the VDD line. With this structure, writing can be performed by the voltage VPP on the semiconductor integrated circuit device formed of a device which has a withstanding voltage in accordance with the power supply voltage VDD. - In
FIG. 3 , the voltage VPP is applied to the gate insulating film of the trimmingtransistor 5. On the other hand, as illustrated inFIG. 5 , a diode 7 and aresistor 8 may be used, to thereby clamp the voltage VPP to the power supply voltage VDD. In the case where the trimmingtransistor 5 is a p-type and a substrate potential is equal to the power supply voltage VDD, a voltage applied to the insulating film has a value obtained by subtracting the power supply voltage VDD from the voltage VPP. Accordingly, the clamp circuit as described above is not necessary. - The voltage VPP is applied also to the drain of the p-
type transistor 4 for constant current. However, PN junction of the drain and the substrate is in a forward direction, and thus a forward current flows from the VPP line to the VDD line when the substrate of the p-type transistor is directly connected to the power supply voltage VDD. The flow of the forward current is avoidable by sandwiching a resistor between the VPP line and the VDD line or separating the substrate of the p-type transistor 4 from the power supply voltage VDD to provide a switch therebetween. - The voltage VPP is applied to the drain of the writing
select transistor 3, and thus the writingselect transistor 3 needs to have a withstanding voltage equal to the voltage VPP. A drain withstanding voltage of a p-type transistor is generally larger than that of an n-type transistor. Accordingly, a channel length of a transistor may be increased so that a punch-through does not occur due to the voltage VPP. Regarding the channel length, the channel may be increased in length in a mask process, and hence there is no need to change the manufacturing step in accordance with the voltage VPP. - As described above, it is possible to apply the voltage VPP larger than the power supply voltage VDD to the power supply line for writing only in the manufacturing step which is in accordance with the voltage of the power supply line which is used in the reading mode and the retention mode. In other words, there can be obtained a non-volatile semiconductor memory circuit capable of applying a voltage required for sufficient writing without sacrificing transistor characteristics. Herein, the description has been given of the power supply line for writing, but the power supply line may be used also in an erasing operation.
- Description is given with reference to
FIG. 6 .FIG. 6 is a circuit diagram illustrating a two-bitnon-volatile memory circuit 2 and resistive division of the voltage VA. In the case of a plurality of bits, writing is performed only on thenon-volatile memory cell 2 in which the writingselect transistor 3 is turned on. A transistor for selection is not present in reading, and the output voltages VOUT of thenon-volatile memory circuit 2 are respectively input to the trimming transistors formed of p-type transistors, whereby stored data is constantly output. The trimming transistor may be formed of an n-type transistor to function in a similar manner. - The description has been given of the case of two bits, which is for describing the case of a plurality of bits in the simplest manner. It is possible to increase the number of bits to any number in a manner similar to that of this embodiment.
- Description is given with reference to
FIG. 7 . InFIG. 7 , the control gate voltage VCG is connected to the VPP line via aselect transistor 9 for the control gate voltage VCG. Through this connection, the control gate voltage VCG can be raised to the voltage VPP in writing. The electrons are injected into the floating gate. The electrons have negative charges, and thus, injection efficiency of channel hot electrons can be increased by raising a potential of the floating gate. However, an electric field in the vicinity of the drain becomes weak, and thus a generation amount of electron-hole pairs decreases. Accordingly it cannot be generally said that the injection efficiency in total is excellent when the control gate voltage VCG is raised to the voltage VPP. However, in a case where the injection efficiency in total increases when the control gate voltage VCG is raised to the voltage VPP, the control gate voltage VCG is connected to the VPP line via a switch, to thereby further shift the threshold voltage. - Description is given with reference to
FIG. 8 . InFIG. 8 , thenon-volatile memory cell 2 is arranged on the power supply voltage VDD side, the constantcurrent circuit 1 is arranged on the power supply voltage VSS side, and thenon-volatile memory cell 2 and the constantcurrent circuit 1 are connected in series. In a case where an n-type transistor is used for thenon-volatile memory cell 2, a substrate of thenon-volatile memory cell 2 is connected to the output voltage VOUT so that a back gate voltage is not applied. As a result, the function similar to those of the embodiments described above can be obtained. - Description is given with reference to
FIG. 9 . The output voltage VOUT is input to a latch circuit, and an output of the latch circuit is input to the trimmingtransistor 5. With this structure, memory information can be stored in the latch circuit. Accordingly, a constant current is caused to flow through the constant current circuit when power is turned on to read the information stored in thenon-volatile memory cell 2 to the latch circuit, and after that, it is possible to shut off the currents flowing through thenon-volatile memory cell 2 and the constantcurrent circuit 1. The current consumption can be reduced by shutting off the currents. Accordingly, the structure according to this embodiment is suitable for a semiconductor integrated circuit device in which a low current consumption takes precedence than others. - In the embodiments described above, description has been given of the non-volatile memory cell of an n-type MOS transistor structure in which a floating gate is used for a non-volatile memory cell. However, the present invention is not limited thereto. In a p-type MOS transistor structure using a floating gate, the function similar to those of the embodiments described above can be obtained also with a mode in which holes are stored in the floating gate in the write state.
- The similar function can be obtained also in a case where a non-volatile memory cell which does not include a floating gate but includes a charge trap type transistor, which causes a trap site of an insulating film to trap charges, is used. As a non-volatile memory cell of a charge trap type transistor, in which charges are trapped into an insulating film, a non-volatile memory cell in which oxide-nitride-oxide (ONO) is used for an insulating film is generally known. In the charge trap type transistor, a fact that a threshold voltage changes in accordance with a trap amount of charges into the insulating film is used for storing data. Accordingly, even when the non-volatile memory cell of the charge trap type transistor is used, the function similar to those of the embodiments as described above can be obtained.
- As long as the non-volatile semiconductor memory circuit to be used is a non-volatile semiconductor memory circuit in which a constant current circuit and a non-volatile memory cell are connected in series and a connection point therebetween is set to be an output, the function of the present invention can be obtained even when another device is provided between the power supply voltage VDD and the power supply voltage VSS.
Claims (5)
IWRITE<ICONST<IERASE,
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008208178A JP5191834B2 (en) | 2008-08-12 | 2008-08-12 | Semiconductor nonvolatile memory device |
JP2008-208178 | 2008-08-12 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20100046298A1 true US20100046298A1 (en) | 2010-02-25 |
US8274830B2 US8274830B2 (en) | 2012-09-25 |
Family
ID=41673186
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/462,910 Active 2030-03-08 US8274830B2 (en) | 2008-08-12 | 2009-08-11 | Constant current read mode or constant current data retention mode nonvolatile memory device |
Country Status (5)
Country | Link |
---|---|
US (1) | US8274830B2 (en) |
JP (1) | JP5191834B2 (en) |
KR (1) | KR101615377B1 (en) |
CN (1) | CN101650971B (en) |
TW (1) | TWI498896B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140085987A1 (en) * | 2012-09-27 | 2014-03-27 | Seiko Instruments Inc. | Semiconductor memory circuit |
US9496037B2 (en) | 2012-05-18 | 2016-11-15 | Japan Science And Technology Agency | Memory circuit |
US20210375867A1 (en) * | 2020-05-28 | 2021-12-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Non-volatile memory with dual gated control |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI534956B (en) * | 2011-05-27 | 2016-05-21 | 半導體能源研究所股份有限公司 | Trimming circuit and method for driving trimming circuit |
JP6017291B2 (en) * | 2012-12-10 | 2016-10-26 | エスアイアイ・セミコンダクタ株式会社 | Nonvolatile memory circuit |
Family Cites Families (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5616899U (en) * | 1979-07-16 | 1981-02-14 | ||
JPS6070597A (en) * | 1983-09-28 | 1985-04-22 | Toshiba Corp | Non-volatile semiconductor storage device |
JPS62222498A (en) * | 1986-03-10 | 1987-09-30 | Fujitsu Ltd | Sense amplifier |
JPH0772996B2 (en) * | 1987-01-31 | 1995-08-02 | 株式会社東芝 | Non-volatile semiconductor memory |
JPS63291297A (en) * | 1987-05-22 | 1988-11-29 | Nec Corp | Non-volatile memory capable of writing and erasing |
JPH01130400A (en) * | 1987-11-16 | 1989-05-23 | Mitsubishi Electric Corp | Nonvolatile semiconductor storage device |
JPH01138700A (en) * | 1987-11-25 | 1989-05-31 | Mitsubishi Electric Corp | Nonvolatile semiconductor memory device |
JPH03214778A (en) * | 1990-01-19 | 1991-09-19 | Sharp Corp | Operation of semiconductor storage device |
JP2508888B2 (en) * | 1990-05-22 | 1996-06-19 | 三菱電機株式会社 | Nonvolatile semiconductor memory device |
JP2732471B2 (en) * | 1991-12-27 | 1998-03-30 | 富士通株式会社 | Nonvolatile semiconductor memory device |
JPH06111591A (en) * | 1992-10-01 | 1994-04-22 | Toshiba Corp | Semicnductor integrated circuit |
JPH11126490A (en) * | 1997-10-22 | 1999-05-11 | Toshiba Microelectronics Corp | Non-volatile semiconductor memory |
DE59913841D1 (en) * | 1998-02-12 | 2006-10-26 | Infineon Technologies Ag | EEPROM and method for driving an EEPROM |
KR100267492B1 (en) * | 1998-06-11 | 2000-11-01 | 김영환 | Repair circuit with anti-fuse programming in redundency cell and manufacturing method thereof |
JP4663094B2 (en) | 2000-10-13 | 2011-03-30 | 株式会社半導体エネルギー研究所 | Semiconductor device |
JP2003022687A (en) * | 2001-07-09 | 2003-01-24 | Mitsubishi Electric Corp | Semiconductor memory |
JP3971196B2 (en) * | 2002-02-04 | 2007-09-05 | シチズンホールディングス株式会社 | Semiconductor nonvolatile memory device |
JP3703782B2 (en) * | 2002-06-28 | 2005-10-05 | 富士通株式会社 | Semiconductor memory device |
US6862223B1 (en) * | 2002-07-05 | 2005-03-01 | Aplus Flash Technology, Inc. | Monolithic, combo nonvolatile memory allowing byte, page and block write with no disturb and divided-well in the cell array using a unified cell structure and technology with a new scheme of decoder and layout |
US7064978B2 (en) * | 2002-07-05 | 2006-06-20 | Aplus Flash Technology, Inc. | Monolithic, combo nonvolatile memory allowing byte, page and block write with no disturb and divided-well in the cell array using a unified cell structure and technology with a new scheme of decoder and layout |
JP2004047016A (en) * | 2002-07-15 | 2004-02-12 | Renesas Technology Corp | Nonvolatile semiconductor storage device |
JP2005116132A (en) * | 2003-10-10 | 2005-04-28 | Toshiba Corp | Nonvolatile semiconductor memory device |
JP2005149625A (en) * | 2003-11-17 | 2005-06-09 | Oki Electric Ind Co Ltd | Semiconductor memory |
JP4329658B2 (en) * | 2004-09-17 | 2009-09-09 | 株式会社デンソー | Sense amplifier circuit |
CN1971754B (en) * | 2005-11-25 | 2011-05-25 | 上海贝岭股份有限公司 | Read-amplifier circuit of memorizer |
JP4245002B2 (en) * | 2006-04-10 | 2009-03-25 | セイコーエプソン株式会社 | Semiconductor integrated device |
JP2008004175A (en) * | 2006-06-22 | 2008-01-10 | Toshiba Corp | Nonvolatile semiconductor memory device and its voltage applying method |
CN101617300A (en) * | 2006-11-01 | 2009-12-30 | 冈博逻辑股份有限公司 | The trap-charge non-volatile switch connector that is used for FPGA (Field Programmable Gate Array) |
KR100861749B1 (en) * | 2006-12-22 | 2008-10-09 | 최웅림 | 2-Transistor NOR-type non-volatile memory cell array and Method for processing 2-Transistor NOR-type non-volatile memory data. |
-
2008
- 2008-08-12 JP JP2008208178A patent/JP5191834B2/en not_active Expired - Fee Related
-
2009
- 2009-08-10 TW TW098126748A patent/TWI498896B/en not_active IP Right Cessation
- 2009-08-11 US US12/462,910 patent/US8274830B2/en active Active
- 2009-08-12 CN CN200910167401.5A patent/CN101650971B/en not_active Expired - Fee Related
- 2009-08-12 KR KR1020090074169A patent/KR101615377B1/en active IP Right Grant
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9496037B2 (en) | 2012-05-18 | 2016-11-15 | Japan Science And Technology Agency | Memory circuit |
US20140085987A1 (en) * | 2012-09-27 | 2014-03-27 | Seiko Instruments Inc. | Semiconductor memory circuit |
US8902645B2 (en) * | 2012-09-27 | 2014-12-02 | Seiko Instruments Inc. | Semiconductor memory circuit |
US20210375867A1 (en) * | 2020-05-28 | 2021-12-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Non-volatile memory with dual gated control |
US11716862B2 (en) * | 2020-05-28 | 2023-08-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | Non-volatile memory with dual gated control |
Also Published As
Publication number | Publication date |
---|---|
JP2010044824A (en) | 2010-02-25 |
CN101650971B (en) | 2014-05-07 |
KR20100020443A (en) | 2010-02-22 |
TW201023187A (en) | 2010-06-16 |
KR101615377B1 (en) | 2016-04-25 |
CN101650971A (en) | 2010-02-17 |
US8274830B2 (en) | 2012-09-25 |
TWI498896B (en) | 2015-09-01 |
JP5191834B2 (en) | 2013-05-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7623380B2 (en) | Nonvolatile semiconductor memory device | |
US9704577B2 (en) | Two transistor SONOS flash memory | |
JP2005197738A (en) | Semiconductor device | |
US8274830B2 (en) | Constant current read mode or constant current data retention mode nonvolatile memory device | |
US7277324B2 (en) | Driving method of nonvolatile memory and nonvolatile memory used in the same method | |
US6751125B2 (en) | Gate voltage reduction in a memory read | |
US6970385B2 (en) | Non-volatile semiconductor memory device suppressing write-back fault | |
US7130221B1 (en) | Dual gate multi-bit semiconductor memory | |
JP2013070256A (en) | Nonvolatile programmable logic switch | |
US10964391B2 (en) | Programming circuit and programming method of flash memory and flash memory | |
US7804711B2 (en) | Methods of operating two-bit non-volatile flash memory cells | |
US7835185B2 (en) | Nonvolatile semiconductor memory device | |
US6141252A (en) | Voltage regulation for integrated circuit memory | |
US6891760B2 (en) | Method of erasing information in non-volatile semiconductor memory device | |
KR100515379B1 (en) | non-volatile memory device | |
JP5487539B2 (en) | Nonvolatile semiconductor memory element | |
US8274824B1 (en) | High-performance CMOS-compatible non-volatile memory cell and related method | |
JP2008217914A (en) | Nonvolatile semiconductor memory device | |
JP5522296B2 (en) | Nonvolatile semiconductor memory device | |
JP4359166B2 (en) | Nonvolatile semiconductor memory device, and data reading method and data erasing method of nonvolatile semiconductor memory device | |
KR100866405B1 (en) | flash memory device and method for controlling read operation thereof | |
JPH10228790A (en) | Non-volatile semiconductor memory | |
JPS5916371A (en) | Nonvolatile semiconductor memory | |
JP2003173689A (en) | Nonvolatile semiconductor memory | |
JP2009217918A (en) | Semiconductor storage device and using method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SEIKO INSTRUMENTS INC.,JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TSUMURA, KAZUHIRO;REEL/FRAME:023460/0180 Effective date: 20090908 Owner name: SEIKO INSTRUMENTS INC., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TSUMURA, KAZUHIRO;REEL/FRAME:023460/0180 Effective date: 20090908 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: SII SEMICONDUCTOR CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SEIKO INSTRUMENTS INC.;REEL/FRAME:038058/0892 Effective date: 20160105 |
|
AS | Assignment |
Owner name: ABLIC INC., JAPAN Free format text: CHANGE OF NAME;ASSIGNOR:SII SEMICONDUCTOR CORPORATION;REEL/FRAME:045567/0927 Effective date: 20180105 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
AS | Assignment |
Owner name: ABLIC INC., JAPAN Free format text: CHANGE OF ADDRESS;ASSIGNOR:ABLIC INC.;REEL/FRAME:064021/0575 Effective date: 20230424 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |