US20080109595A1 - System and method for reducing command scheduling constraints of memory circuits - Google Patents
System and method for reducing command scheduling constraints of memory circuits Download PDFInfo
- Publication number
- US20080109595A1 US20080109595A1 US11/929,261 US92926107A US2008109595A1 US 20080109595 A1 US20080109595 A1 US 20080109595A1 US 92926107 A US92926107 A US 92926107A US 2008109595 A1 US2008109595 A1 US 2008109595A1
- Authority
- US
- United States
- Prior art keywords
- memory
- memory circuits
- interface circuit
- set forth
- sub
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
- G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
- G11C11/40618—Refresh operations over multiple banks or interleaving
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4093—Input/output [I/O] data interface arrangements, e.g. data buffers
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Definitions
- the present invention relates to memory, and more particularly to command scheduling constraints of memory circuits.
- An interface circuit is capable of communication with a plurality of memory circuits and a system. In use, the interface circuit is operable to interface the memory circuits and the system for reducing command scheduling constraints of the memory circuits.
- FIG. 1 illustrates a system for interfacing memory circuits, in accordance with one embodiment.
- FIG. 2 illustrates a method for reducing command scheduling constraints of memory circuits, in accordance with another embodiment.
- FIG. 3 illustrates a method for translating an address associated with a command communicated between a system and memory circuits, in accordance with yet another embodiment.
- FIG. 4 illustrates a block diagram including logical components of a computer platform, in accordance with another embodiment.
- FIG. 5 illustrates a timing diagram showing an intra-device command sequence, intra-device timing constraints, and resulting idle cycles that prevent full use of bandwidth utilization in a DDR3 SDRAM memory system, in accordance with yet another embodiment.
- FIG. 6 illustrates a timing diagram showing an inter-device command sequence, inter-device timing constraints, and resulting idle cycles that prevent full use of bandwidth utilization in a DDR SDRAM, DDR2 SDRAM, or DDR3 SDRAM memory system, in accordance with still yet another embodiment.
- FIG. 7 illustrates a block diagram showing an array of DRAM devices connected to a memory controller, in accordance with another embodiment.
- FIG. 8 illustrates a block diagram showing an interface circuit disposed between an array of DRAM devices and a memory controller, in accordance with yet another embodiment.
- FIG. 9 illustrates a block diagram showing a DDR3 SDRAM interface circuit disposed between an array of DRAM devices and a memory controller, in accordance with another embodiment.
- FIG. 10 illustrates a block diagram showing a burst-merging interface circuit connected to multiple DRAM devices with multiple independent data buses, in accordance with still yet another embodiment.
- FIG. 11 illustrates a timing diagram showing continuous data transfer over multiple commands in a command sequence, in accordance with another embodiment.
- FIG. 12 illustrates a block diagram showing a protocol translation and interface circuit connected to multiple DRAM devices with multiple independent data buses, in accordance with yet another embodiment.
- FIG. 13 illustrates a timing diagram showing the effect when a memory controller issues a column-access command late, in accordance with another embodiment.
- FIG. 14 illustrates a timing diagram showing the effect when a memory controller issues a column-access command early, in accordance with still yet another embodiment.
- FIG. 15 illustrates a representative hardware environment, in accordance with one embodiment.
- FIG. 1 illustrates a system 100 for interfacing memory circuits, in accordance with one embodiment.
- the system 100 includes an interface circuit 104 in communication with a plurality of memory circuits 102 and a system 106 .
- memory circuits 102 may include any circuits capable of serving as memory.
- the memory circuits 102 may include a monolithic memory circuit, a semiconductor die, a chip, a packaged memory circuit, or any other type of tangible memory circuit.
- the memory circuits 102 may take the form of dynamic random access memory (DRAM) circuits.
- DRAM dynamic random access memory
- Such DRAM may take any form including, but not limited to, synchronous DRAM (SDRAM), double data rate synchronous DRAM (DDR SDRAM, DDR2 SDRAM, DDR3 SDRAM, etc.), graphics double data rate DRAM (GDDR, GDDR2, GDDR3, etc.), quad data rate DRAM (QDR DRAM), RAMBUS XDR DRAM (XDR DRAM), fast page mode DRAM (FPM DRAM), video DRAM (VDRAM), extended data out DRAM (EDO DRAM), burst EDO RAM (BEDO DRAM), multibank DRAM (MDRAM), synchronous graphics RAM (SGRAM) and/or any other type of DRAM.
- SDRAM synchronous DRAM
- DDR SDRAM double data rate synchronous DRAM
- DDR2 SDRAM DDR2 SDRAM, DDR3 SDRAM, etc.
- graphics double data rate DRAM GDDR, GDDR2, GDDR3, etc.
- quad data rate DRAM QDR DRAM
- RAMBUS XDR DRAM XDR DRAM
- At least one of the memory circuits 102 may include magnetic random access memory (MDRAM), intelligent random access memory (IRAM), distributed network architecture (DNA) memory, window random access memory (WRAM), flash memory (e.g., NAND, NOR, etc.), pseudostatic random access memory (PSRAM), wetware memory, memory based on semiconductor, atomic, molecular, optical, organic, biological, chemical, or nanoscale technology, and/or any other type of volatile or nonvolatile, random or non-random access, serial or parallel access memory circuit.
- MDRAM magnetic random access memory
- IRAM intelligent random access memory
- DNA distributed network architecture
- WRAM window random access memory
- PSRAM pseudostatic random access memory
- wetware memory memory based on semiconductor, atomic, molecular, optical, organic, biological, chemical, or nanoscale technology, and/or any other type of volatile or nonvolatile, random or non-random access, serial or parallel access memory circuit.
- the memory circuits 102 may or may not be positioned on at least one dual in-line memory module (DIMM) (not shown).
- the DIMM may include a registered DIMM (R-DIMM), a small outline-DIMM (SO-DIMM), a fully buffered DIMM (FB-DIMM), an unbuffered DIMM (UDIMM), single inline memory module (SIMM), a MiniDIMM, a very low profile (VLP) R-DIMM, etc.
- the memory circuits 102 may or may not be positioned on any type of material forming a substrate, card, module, sheet, fabric, board, carrier or any other type of solid or flexible entity, form, or object.
- the memory circuits 102 may or may not be positioned in or on any desired entity, form, or object for packaging purposes.
- the memory circuits 102 may or may not be organized into ranks. Such ranks may refer to any arrangement of such memory circuits 102 on any of the foregoing entities, forms, objects, etc.
- the system 106 may include any system capable of requesting and/or initiating a process that results in an access of the memory circuits 102 .
- the system 106 may accomplish this utilizing a memory controller (not shown), or any other desired mechanism.
- such system 106 may include a system in the form of a desktop computer, a lap-top computer, a server, a storage system, a networking system, a workstation, a personal digital assistant (PDA), a mobile phone, a television, a computer peripheral (e.g. printer, etc.), a consumer electronics system, a communication system, and/or any other software and/or hardware, for that matter.
- PDA personal digital assistant
- the interface circuit 104 may, in the context of the present description, refer to any circuit capable of interfacing (e.g. communicating, buffering, etc.) with the memory circuits 102 and the system 106 .
- the interface circuit 104 may, in the context of different embodiments, include a circuit capable of directly (e.g. via wire, bus, connector, and/or any other direct communication medium, etc.) and/or indirectly (e.g. via wireless, optical, capacitive, electric field, magnetic field, electromagnetic field, and/or any other indirect communication medium, etc.) communicating with the memory circuits 102 and the system 106 .
- the communication may use a direct connection (e.g.
- the interface circuit 104 may include one or more circuits, such as a buffer (e.g. buffer chip, etc.), a register (e.g. register chip, etc.), an advanced memory buffer (AMB) (e.g. AMB chip, etc.), a component positioned on at least one DIMM, a memory controller, etc.
- the register may, in various embodiments, include a JEDEC Solid State Technology Association (known as JEDEC) standard register (a JEDEC register), a register with forwarding, storing, and/or buffering capabilities, etc.
- JEDEC JEDEC Solid State Technology Association
- the register chips, buffer chips, and/or any other interface circuit 104 may be intelligent, that is, include logic that is capable of one or more functions such as gathering and/or storing information; inferring, predicting, and/or storing state and/or status; performing logical decisions; and/or performing operations on input signals, etc.
- the interface circuit 104 may optionally be manufactured in monolithic form, packaged form, printed form, and/or any other manufactured form of circuit, for that matter.
- the interface circuit 104 may be positioned on a DIMM.
- a plurality of the aforementioned interface circuit 104 may service, in combination, to interface the memory circuits 102 and the system 106 .
- one, two, three, four, or more interface circuits 104 may be utilized for such interfacing purposes.
- multiple interface circuits 104 may be relatively configured or connected in any desired manner.
- the interface circuits 104 may be configured or connected in parallel, serially, or in various combinations thereof.
- the multiple interface circuits 104 may use direct connections to each other, indirect connections to each other, or even a combination thereof.
- any number of the interface circuits 104 may be allocated to any number of the memory circuits 102 .
- each of the plurality of interface circuits 104 may be the same or different. Even still, the interface circuits 104 may share the same or similar interface tasks and/or perform different interface tasks.
- any of such parts may be integrated in any desired manner.
- such optional integration may involve simply packaging such parts together (e.g. stacking the parts to form a stack of DRAM circuits, a DRAM stack, a plurality of DRAM stacks, a hardware stack, where a stack may refer to any bundle, collection, or grouping of parts and/or circuits, etc.) and/or integrating them monolithically.
- at least one interface circuit 104 (or portion(s) thereof) may be packaged with at least one of the memory circuits 102 . In this way, the interface circuit 104 and the memory circuits 102 may take the form of a stack, in one embodiment.
- a DRAM stack may or may not include at least one interface circuit 104 (or portion(s) thereof).
- different numbers of the interface circuit 104 (or portion(s) thereof) may be packaged together.
- Such different packaging arrangements, when employed, may optionally improve the utilization of a monolithic silicon implementation, for example.
- the interface circuit 104 may be capable of various functionality, in the context of different optional embodiments.
- the interface circuit 104 may or may not be operable to interface a first number of memory circuits 102 and the system 106 for stimulating a second number of memory circuits to the system 106 .
- the first number of memory circuits 102 shall hereafter be referred to, where appropriate for clarification purposes, as the “physical” memory circuits 102 or memory circuits, but are not limited to be so.
- the physical memory circuits 102 may include a single physical memory circuit.
- the at least one stimulated memory circuit seen by the system 106 shall hereafter be referred to, where appropriate for clarification purposes, as the at least one “virtual” memory circuit.
- the second number of virtual memory circuits may be more than, equal to, or less than the first number of physical memory circuits 102 .
- the second number of virtual memory circuits may include a single memory circuit. Of course, however, any number of memory circuits may be stimulated.
- the term simulated may refer to any simulating, emulating, disguising, transforming, modifying, changing, altering, shaping, converting, etc., which results in at least one aspect of the memory circuits 102 appearing different to the system 106 .
- such aspect may include, for example, a number, a signal, a memory capacity, a timing, a latency, a design parameter, a logical interface, a control system, a property, a behavior, and/or any other aspect, for that matter.
- the simulation may be electrical in nature, logical in nature, protocol in nature, and/or performed in any other desired manner. For instance, in the context of electrical simulation, a number of pins, wires, signals, etc. may be simulated. In the context of logical simulation, a particular function or behavior may be simulated. In the context of protocol, a particular protocol (e.g. DDR3, etc.) may be simulated. Further, in the context of protocol, the simulation may effect conversion between different protocols (e.g. DDR2 and DDR3) or may effect conversion between different versions of the same protocol (e.g. conversion of 4-4-4 DDR2 to 6-6-6 DDR2).
- FIG. 2 illustrates a method 200 for reducing command scheduling constraints of memory circuits, in accordance with another embodiment.
- the method 200 may be implemented in the context of the system 100 of FIG. 1 .
- the method 200 may be implemented in any desired environment.
- the aforementioned definitions may equally apply to the description below.
- a plurality of memory circuits and a system are interfaced.
- the memory circuits and system may be interfaced utilizing an interface circuit.
- the interface circuit may include, for example, the interface circuit described above with respect to FIG. 1 .
- the interfacing may include facilitating communication between the memory circuits and the system.
- the memory circuits and system may be interfaced in any desired manner.
- command scheduling constraints of the memory circuits are reduced, as shown in operation 204 .
- the command scheduling constraints include any limitations associated with scheduling (and/or issuing) commands with respect to the memory circuits.
- the command scheduling constraints may be defined by manufacturers in their memory device data sheets, by standards organization such as the JEDEC, etc.
- the command scheduling constraints may include intra-device command scheduling constraints.
- Such intra-device command scheduling constraints may include scheduling constraints within a device.
- the intra-device command scheduling constraints may include a column-to-column delay time (tCCD), row-to-row activation delay time (tRRD), four-band activation window time (tFAW), write-to-read turn-around time (tWTR), etc.
- the intra-device command-scheduling constraints may be associated with parts (e.g. column, row, bank, etc.) of a device (e.g. memory circuit) that share a resource within the memory circuit.
- a device e.g. memory circuit
- the command scheduling constraints may include inter-device command scheduling constraints.
- inter-device scheduling constraints may include scheduling constraints between memory circuits.
- the inter-device command scheduling constraints may include rank-to-rank data bus turnaround times, on-die-termination (ODT) control switching times, etc.
- ODT on-die-termination
- the inter-device command scheduling constraints may be associated with memory circuits that share a resource (e.g. a data bus, etc.) which provides a connection therebetween (e.g. for communicating, etc.).
- a resource e.g. a data bus, etc.
- FIG. 6 One example of such inter-device command scheduling constraints will be described in more detail below with respect to FIG. 6 during the description of a different embodiment.
- command scheduling restraints may include complete elimination and/or any decrease thereof.
- the command scheduling constraints may be reduced by controlling the manner in which commands are issued to the memory circuits. Such commands may include, for example, row-access commands, column-access commands, et.
- the commands may optionally be issued to the memory circuits utilizing separate busses associated therewith.
- memory circuits associated with separate busses will be described in more detail below with respect to FIG. 8 during the description of a different embodiment.
- the command scheduling constraints may be reduced by issuing commands to the memory circuits based on stimulation of a virtual memory circuit.
- the plurality of physical memory circuits and the system may be interfaced such that that the memory circuits appear to the system as a virtual memory circuit.
- Such simulated virtual memory circuit may optionally include the virtual memory circuit described above with respect to FIG. 1 .
- the virtual memory circuit may have less command scheduling constraints than the physical memory circuits.
- the physical memory circuits may appear as a group of one or more virtual memory circuits that are free from command scheduling constraints.
- the command scheduling constraints may be reduced by issuing commands directed to a single virtual memory circuit, to a plurality of different physical memory circuits. In this way, idle data-bus cycles may optionally be eliminated and memory system bandwidth may be increased.
- the interface circuit may be utilized to eliminate, at least in part, inter-device and/or intra-device command scheduling constraints of memory circuits.
- reduction of the command scheduling constraints of the memory circuits may result in increased command issue rates. for example, a greater amount of commands may be issued to the memory circuits by reducing limitations associated with the command scheduling constraints. More information regarding increasing command issue rates by reducing command scheduling constraints will be described with respect to FIG. 11 during the description of a different embodiments.
- FIG. 3 illustrates a method 300 for translating an address associated with a command communicated between a system and memory circuits, in accordance with yet another embodiment.
- the method 300 may be carried out in context of the architecture and environment of FIGS. 1 and/or 2 .
- the method 300 may be carried out in any desired environment.
- the aforementioned definitions may equally apply to the description below.
- a plurality of memory circuits and a system are interfaced.
- the memory circuits and system may be interfaced utilizing an interface circuit, such as that described above with respect to FIG. 1 , for example.
- the interfacing may include facilitating communication between the memory circuits and the system.
- the memory circuits and system may be interfaced in any desired manner.
- an address associated with a command communicated between the system and the memory circuits is translated, as shown in operation 304 .
- Such command may include, for example a row-access command, a column-access command, and/or any other command capable of being communicated between the system and the memory circuits.
- the translation may be transparent to the system. In this way, the system may issue a command to the memory circuits, and such command may be translated without knowledge and/or input by the system. Of course, embodiments are contemplated where such transparency is non-existent, at least in part.
- the address may be translated in any desired manner.
- the translation of the address may include shifting the address.
- the address may be translated by mapping the address.
- the memory circuits may include physical memory circuits and the interface circuit may simulate at least one virtual memory circuit.
- the virtual memory circuit may optionally have a different (e.g. greater, etc.) number of row addresses associated therewith than the physical memory circuits.
- the translation may be performed as a function of the difference in the number of row addresses.
- the translation may translate the address to reflect the number of row addresses of the virtual memory circuit.
- the translation may optionally translate the address as a function of a column address and a row address.
- the translation may be performed as a function of an expected arrival time of a column-access command.
- the translation may ensure that a column-access command addresses an open bank.
- the interface circuit may be operable to delay the command communicated between the system and the memory circuits. To this end, the translation may result in sub-row activation of the memory circuits.
- address mapping may use shifting of an address from one command to another to allow the use of memory circuits with smaller rows to emulate a larger memory circuit with larger rows.
- sub-row activation may be provided. Such sub-row activation may also reduce power consumption and may optionally further improve performance, in various embodiments.
- memory storage cells of DRAM devices may be arranged into multiple banks, each bank having multiple rows, and each row having multiple columns.
- the memory storage capacity of the DRAM device may be equal to the number of banks times the number of rows per bank times the number of column per row times the number of storage bits per column.
- commodity DRAM devices e.g.
- the number of banks per device may be determined by a standards-forming committee, such as the Joint Electron Device Engineering Council (JEDEC).
- JEDEC Joint Electron Device Engineering Council
- JEDEC standards require that a 1 gigabyte (Gb) DDR2 or DDR3 SDRAM device with a four-bit wide data bus have eight banks per device, 8192 rows per bank, 2048 columns per row, and four bits per column.
- a 2 Gb device with a four-bit wide data bus has eight banks per device, 16384 rows per bank, 2048 columns per row, and four bits per column.
- a 4 Gb device with a four-bit wide data bus has eight banks per device, 32768 rows per bank, 2048 columns per row, and four bits per column.
- the row size is constant, and the number of rows doubles with each doubling of device capacity.
- a 2 Gb or a 4 Gb device may be simulated, as described above, by using multiple 1 Gb and 2 Gb devices, and by directly translating row-activation commands to row-activation commands and column-access commands to column-access commands.
- this emulation may be possible because the 1 Gb, 2 Gb, and 4 Gb devices have the same row size.
- FIG. 4 illustrates a block diagram including logical components of a computer platform 400 , in accordance with another embodiment.
- the computer platform 400 may be implemented in context of the architecture and environment of FIGS. 1-3 .
- the computer platform 400 may be implemented in any desired environment.
- the aforementioned definitions may equally apply to the description below.
- the computer platform 400 includes a system 420 .
- the system 420 includes a memory interface 421 , logic for retrieval and storage of external memory attribute expectations 422 , memory interaction attributes 423 , a data processing engine 424 , and various mechanisms to facilitate a user interface 425 .
- the computer platform 400 may be comprised of wholly separate components, namely a system 420 (e.g. a motherboard, etc.), and memory circuit 410 (e.g. physical memory circuits, etc.).
- the computer platform 400 may optionally include memory circuits, etc.).
- the computer platform 400 may optionally include memory circuits 410 connected directly to the system 420 by way of one or more sockets.
- the memory circuits 410 may be designed to the specifics of various standards, including for example, a standard defining the memory circuits 410 to be JEDEC-compliant semiconductor memory (e.g. DRAM, SDRAM, DDR2, DDR3, etc.).
- a standard defining the memory circuits 410 to be JEDEC-compliant semiconductor memory e.g. DRAM, SDRAM, DDR2, DDR3, etc.
- the specifics of such standards may address physical interconnection and logical capabilities of the memory circuits 410 .
- the system 420 may include a system BIOS program (not shown) capable of interrogating the physical memory circuits 410 (e.g. DIMMs) to retrieve and store memory attributes 422 , 523 .
- various types of external memory circuits 410 including for example JEDEC-compliant DIMMs, may include an EEPROM device known as a serial presence detect (SPD) where the DIMM memory attributes are stored.
- SPD serial presence detect
- the computer platform 400 may include one or more interface circuits 470 electrically disposed between the system 420 and the physical memory circuits 410 .
- the interface circuit 470 may include several system-facing interfaces (e.g. a system address signal interface 471 , a system control signal interface 472 , a system clock signal interface 473 , a system data signal interface 474 , etc.).
- the interface circuit 470 may include several memory-facing interfaces (e.g. a memory address signal interface 475 , a memory control signal interface 476 , a memory clock signal interface 477 , a memory data signal interface 478 , etc.).
- the interface circuit 470 may include emulation logic 480 .
- the emulation logic 480 may be operable to receive and optionally store electrical signals (e.g. logic levels, commands, signals, protocol sequences, communications, etc.) from or through the system-facing interfaces, and may further be operable to process such electrical signals.
- the emulation logic 480 may respond to signals from system-facing interfaces by responding back to the system 420 and presenting signals to the system 420 , and may slo process the signals with other information previously stored.
- the emulation logic 480 may present signals to the physical memory circuits 410 .
- the emulation logic 480 may perform any of the aforementioned functions in any order.
- the emulation logic 480 may be operable to adopt a personality, where such personality is capable of defining the physical memory circuit attributes.
- the personality may be effected via any combination of bonding options, strapping, programmable strapping, the wiring between the interface circuit 470 and the physical memory circuits 410 .
- the personality may be effected via actual physical attributes (e.g. value of mode register, value of extended mode register) of the physical memory circuits 410 connected to the interface circuit 470 as determined when the interface circuit 470 and physical memory circuits 410 are powered up.
- FIG. 5 illustrates a timing diagram 500 showing an intra-device command sequence, intra-device timing constraints, and resulting idle cycles that prevent full use of bandwidth utilization in a DDR3 SDRAM memory system, in accordance with yet another embodiment.
- the timing diagram 500 may be associated with the architecture and environment of FIGS. 1-4 .
- the timing diagram 500 may be associated with any desired environment. Further, the aforementioned definitions may equally apply to the description below.
- the timing diagram 500 illustrates command cycles, timing constraints and idle cycles of memory.
- any two row-access commands directed to a single DRAM device may not necessarily be scheduled closer that tRRD.
- at most four row-access commands may be scheduled within tFAW to a single DRAM device.
- consecutive column-read access commands and consecutive column-write access commands may not necessarily be scheduled to a given DRAM device any closer than tCCD, where tCCD equals four cycles (eight half-cycles of data) in DDR3 DRAM devices.
- row-access and/or row-activation commands are shown as ACT.
- column-access commands are shown as READ or WRITE.
- the tCCD constraint may prevent column accesses from being scheduled consecutively.
- the constraints 510 , 520 imposed on the DRAM commands sent to a given DRAM device may restrict the command rate, resulting in idle cycles or bubbles 530 on the data bus, therefore reducing the bandwidth.
- consecutive column-access commands sent to different DRAM devices on the same data bus may not necessarily be scheduled any closer than a period that is the sum of the data burst duration plus additional idle cycles due to rank-to-rank data bus turn-around times.
- two DRAM devices on the same data bus may represent two bus masters.
- at least one idle cycle on the bus may be needed for one bus master to complete delivery of data to the memory controller and release control of the shared data bus, such that another bus master may gain control of the data bus and begin to send data.
- FIG. 6 illustrates a timing diagram 600 showing inter-device command sequence, inter-device timing constraints, and resulting idle cycles that prevent full use of bandwidth utilization in a DDR SDRAM, DDR2 SDRAM, or DDR3 SDRAM memory system, in accordance with still yet another embodiment.
- the timing diagram 600 may be associated with the architecture and environment of FIGS. 1-4 .
- the timing diagram 600 may be associated with any desired environment. Further, the aforementioned definitions may equally apply to the description below.
- the timing diagram 600 illustrates commands issued to different devices that are free from constraints such as tRRD and tCCD which would otherwise be imposed on commands issue to the same device.
- the data bus hand-off from one device to another device requires at least one idle data-bus cycle 610 on the data bus.
- the timing diagram 600 illustrates a limitation preventing full use of bandwidth utilization in a DDR3 SDRAM memory system.
- the command-scheduling constraints there may be no available command sequence that allows full bandwidth utilization in a DDR3 SDRAM memory system, which also uses bursts shorter than tCCD.
- FIG. 7 illustrates a block diagram 700 showing an array of DRAM devices connected to a memory controller, in accordance with another embodiment.
- the block diagram 700 may be associated with the architecture and environment of FIGS. 1-6 .
- the block diagram 700 may be associated with any desired environment. Further, the aforementioned definitions may equally apply to the description below.
- commands from the memory controller that are directed to the DRAM devices may be issued with respect to command scheduling constraints (e.g. tRRD, tCCD, tFAW, tWTR, etc.). thus, the issuance of commands may be delayed based on such command scheduling constraints.
- command scheduling constraints e.g. tRRD, tCCD, tFAW, tWTR, etc.
- FIG. 8 illustrates a block diagram 800 showing an interface circuit disposed between an array of DRAM devices and a memory controller, in accordance with yet another embodiment.
- the block diagram 800 may be associated with the architecture and environment of FIGS. 1-6 .
- the block diagram 800 may be associated with any desired environment. Further, the aforementioned definitions may equally apply to the description below.
- an interface circuit 810 provides a DRAM interface to the memory controller 820 , and directs commands to independent DRAM devices 830 .
- the memory devices 830 may each be associated with a different data bus 540 , thus preventing inter-device constraints.
- individual and independent memory devices 830 may be used to emulate part of a virtual memory device (e.g. column, row, bank, etc.). Accordingly, intra-device constraints may also be prevented.
- the memory devices 830 connected to the interface circuit 510 may appear to the memory controller 820 as a group of one or more memory devices 530 that are free from command-scheduling constraints.
- N physical DRAM devices may be used to emulate M logical DRAM devices through the use of the interface circuit.
- the interface circuit may accept a command stream from a memory controller directed toward the M logical devices.
- the interface circuit may also translate the commands to the N physical devices that are connected to the interface circuit via P independent data paths.
- the command translation may include, for example, routing the correct command directed to one of the M logical devices to the correct device (i.e. one of the N physical devices).
- the P data paths connected to the N physical devices may optionally allow the interface circuit to guarantee that commands may be executed in parallel and independently, thus preventing command-scheduling constraints associated with the N physical devices. In this way the interface circuit may eliminate idle data-bus cycles or bubbles that would otherwise be present due to inter-device and intra-device command-scheduling constraints.
- FIG. 9 illustrates a block diagram 900 showing a DDR3 SDRAM interface circuit disposed between an array of DRAM devices and a memory controller, in accordance with another embodiment.
- the block diagram 900 may be associated with the architecture and environment of FIGS. 1-8 .
- the block diagram 900 may be associated with any desired environment. Further, the aforementioned definitions may equally apply to the description below.
- a DDR3 SDRAM interface circuit 910 eliminates idle data-bus cycles due to inter-device and intra-device scheduling constraints.
- the DDR3 SDRAM interface circuit 910 may include a command translation circuit of an interface circuit that connects multiple DDR3 SDRAM devices with multiple independent data buses.
- the DDR3 SDRAM interface circuit 910 may include command-and-control and address components capable of intercepting signals between the physical memory circuits and the system.
- the command-and-control and address components may allow for burst merging, as described below with respect to FIG. 10 .
- FIG. 10 illustrates a block diagram 1000 showing a burst-merging interface circuit connected to multiple DRAM devices with multiple independent data buses, in accordance with still yet another embodiment.
- the block diagram 1000 may be associated with the architecture and environment of FIGS. 1-9 .
- the block diagram 1000 may be associated with any desired environment. Further, the aforementioned definitions may equally apply to the description below.
- a burst-merging interface circuit 1010 may include a data component of an interface circuit that connects multiple DRAM devices 1030 with multiple independent data buses 1040 .
- the burst-merging interface circuit 1010 may merge multiple burst commands received within a time period.
- eight DRAM devices 1030 may be connected via eight independent data paths to the burst-merging interface circuit 1010 .
- the burst-merging interface circuit 1010 may utilize a single data path to the memory controller 820 . It should be noted that while eight DRAM devices 1030 are shown herein, in other embodiments, 16, 24, 32, etc. devices may be connected to the eight independent data paths. In yet another embodiment, there may be two, four, eight, 16 or more independent data paths associated with the DRAM devices 1030 .
- the burst-merging interface circuit 1010 may provide a single electrical interface to the memory controller 1020 , therefore eliminating inter-device constraints (e.g. rank-to-rank turnaround time, etc.).
- the memory controller 1020 may be aware that it is indirectly controlling the DRAM devices 1030 through the burst-merging interface circuit 1010 , and that no bus turnaround time is needed.
- the burst-merging interface circuit 1010 may use the DRAM devices 1030 to emulate M logical devices.
- the burst-merging interface circuit 1010 may further translate row-activation commands and column-access commands to one of the DRAM devices 1030 in order to ensure that inter-device constraints (e.g.
- each individual DRAM device 1030 tRRD, tCCD, tFAW and tWTR etc.
- tRRD tRRD
- tCCD tCCD
- tFAW tWTR
- FIG. 11 illustrates a timing diagram 1100 showing continuous data transfer over multiple commands in a command sequence, in accordance with another embodiment.
- the timing diagram 1100 may be associated with the architecture and environment of FIGS. 1-10 .
- the timing diagram 1100 may be associated with any desired environment. Further, the aforementioned definitions may equally apply to the description below.
- an interface circuit associated with the burst-merging interface circuit may present an industry-standard DRAM interface to a memory controller as one or more DRAM devices that are free of command-scheduling constraints. Further, the interface circuits may allow the DRAM devices to be emulated as being free from command-scheduling constraints without necessarily changing the electrical interface or the command set of the DRAM memory system. It should be noted that the interface circuits described herein may include any type of memory system (e.g. DDR2, DDR3, etc.).
- FIG. 12 illustrates a block diagram 1200 showing a protocol translation and interface circuit connected to multiple DRAM devices with multiple independent data buses, in accordance with yet another embodiment.
- the block diagram 1200 may be associated with the architecture and environment of FIGS. 1-11 .
- the block diagram 1200 may be associated with any desired environment. Further, the aforementioned definitions may equally apply to the description below.
- a protocol translation and interface circuit 1210 may perform protocol translation and/or manipulation functions, and may also act as an interface circuit.
- the protocol translation and interface circuit 1210 may be included within an interface circuit connecting a memory controller with multiple memory devices.
- the protocol translation and interface circuit 1210 may delay row-activation commands and/or column-access commands.
- the protocol translation and interface circuit 1210 may also transparently perform different kinds of address mapping schemes that depend on the expected arrival time of the column-access command.
- the column-access command may be sent by the memory controller at the normal time (i.e. late arrival, as compared to a scheme where the column-access command is early).
- the column-access command may be sent by the memory controller before the row-access command is required (e.g. early arrival) at the DRAM device interface.
- the early arriving column-access command may be referred to as the Posted-CAS command.
- part of a row may be activated as needed, therefore providing sub-row activation.
- lower power may also be provided.
- the protocol translation and interface circuit 1210 may include eight DRAM devices to be connected thereto via eight independent data paths to.
- the protocol translation and interface circuit 1210 may emulate a single 8 Gb DRAM device with eight 1 Gb DRAM devices.
- the memory controller may therefore expect to see eight banks, 32768 rows per bank, 4096 columns per for, and four bits per column.
- the memory controller issues a row-activation command, it may expect that 4096 columns are ready for a column-access command that follows, whereas the 1 Gb devices may only have 2048 columns per row.
- the same issue of differing row sizes may arise when 2 Gb devices are used to emulate a 16 Gb DRAM device or 4 Gb devices are used to emulate a 32 Gb device, etc.
- the protocol translation and interface circuit 1210 may calculate and issue the appropriate number of row-activation commands to prepare for a subsequent column-access command that may access any portion of the larger row.
- the protocol translation and interface circuit 1210 may be configured with different behaviors, depending on the specific condition.
- the memory controller may not issue early column-access commands.
- the protocol translation and interface circuit 1210 may activate multiple, smaller rows to match the size of the larger row in the higher capacity logical DRAM device.
- the protocol translation and interface circuit 1210 may present a single data path to the memory controller, as shown. thus, the protocol translation and interface circuit 1210 may present itself as a single DRAM device with a single electrical interface to the memory controller. For example, if eight 1 Gb DRAM devices are used by the protocol translation and interface circuit 1210 to emulate a single, standard 8 Gb DRAM device, the memory controller may expect that the logical 8 Gb DRAM device will take over 300 ns to perform a refresh command.
- the protocol translation and interface circuit 1210 may also intelligently schedule the refresh commands. Thus, for example, the protocol translation and interface circuit 1210 may separately schedule refresh commands to the 1 Gb DRAM devices, with each refresh command taking 100 ns.
- the memory controller may expect that the logical device may take a relatively long period to perform a refresh command.
- the protocol translation and interface circuit 1210 may separately schedule refresh commands to each of the physical DRAM devices.
- the refresh of the larger logical DRAM device may take a relatively smaller period of time as compared with a refresh of a physical DRAM device of the same size.
- DDR3 memory systems may potentially require calibration sequences to ensure that the high speed data I/O circuits are periodically calibrated against thermal-variances induced timing drifts.
- the staggered refresh commands may also optionally guarantee I/O quiet time required to separately calibrate each of the independent physical DRAM devices.
- a protocol translation and interface circuit 1210 may allow for the staggering of refresh times of logical DRAM devices.
- DDR3 devices may optionally require different levels of zero quotient (ZQ) calibration sequences, and the calibration sequences may require that other I/O in the system are not also switching at the same time.
- ZQ zero quotient
- refresh commands in a higher capacity logical DRAM device may be emulated by staggering refresh commands to different lower capacity physical DRAM devices.
- the staggering of the refresh commands may optionally provide a guaranteed I/O quiet time that may be required to separately calibrate each of the independent physical DRAM devices.
- FIG. 13 illustrates a timing diagram 1300 showing the effect when a memory controller issues a column-access command late, in accordance with another embodiment.
- the timing diagram 1300 may be associated with the architecture and environment of FIGS. 1-12 .
- the timing diagram 1300 may be associated with any desired environment. Further, the aforementioned definitions may equally apply to the description below.
- the interface circuit may send multiple row-access commands to multiple DRAM devices to guarantee that the subsequent column access will hit an open bank.
- the physical device may have a 1 kilobyte (kb) row size and the logical device may have a 2 kb row size.
- the interface circuit may activate two 1 kb rows in two different physical devices (since two rows may not be activated in the same device within a span of tRRD).
- the physical device may have a 1 kb row size and the logical device may have a 4 kb row size. In this case, four 1 kb rows may be opened to prepare for the arrival of a column-access command that may be targeted to any part of the 4 kb row.
- the memory controller may issue column-access commands early.
- the interface circuit may do this in any desired manner, including for example, using the additive latency property of DDR2 and DDR3 devices.
- the interface circuit may also activate one specific row in one specific DRAM device. This may allow sub-row activation for the higher capacity logical DRAM device.
- FIG. 14 illustrates a timing diagram 1400 showing the effect when a memory controller issues a column-access command early, in accordance with still yet another embodiment.
- the timing diagram 1400 may be associated with the architecture and environment of FIGS. 1-13 .
- the timing diagram 1400 may be associated with any desired environment. Further, the aforementioned definitions may equally apply to the description below.
- a memory controller may issue a column-access command early, i.e. before the row-activation command is to be issued to a DRAM device.
- an interface circuit may take a portion of the column address, combine it with the row address and form a sub-row address. to this end, the interface circuit may activate the row that is targeted by the column-access command.
- the early column-access command may allow the interface circuit to activate a single 1 kb row.
- the interface circuit can thus implement sub-row activation for a logical device with a larger row size than the physical devices without necessarily the use of additional pins or special commands.
- FIG. 15 illustrates a representative hardware environment 1500 , in accordance with one embodiment.
- the hardware environment 1500 may be implemented in the context of FIGS. 1-14 .
- the hardware environment 1500 may constitute an exemplary system.
- the hardware environment 1500 may include a computer system. As shown, the hardware environment 1500 includes at least one central processor 1501 which is connected to a communication bus 1502 . The hardware environment 1500 also includes main memory 1504 .
- the main memory 1504 may include, for example random access memory (RAM) and/or any other desired type of memory. Further, in various embodiments, the main memory 1504 may include memory circuits, interface circuits, etc.
- the hardware environment 1500 also includes a graphics processor 1506 and a display 1508 .
- the hardware environment 1500 may also include a secondary storage 1510 .
- the secondary storage 1510 includes, for example, a hard disk drive and/or a removable storage drive, representing a floppy disk drive, a magnetic tape drive, a compact disk drive, etc.
- the removable storage drive reads from and/or writes to a removable storage unit in a well known manner.
- Computer programs, or computer control logic algorithms may be stored in the main memory 1504 and/or the secondary storage 1510 . Such computer programs, when executed, enable the computer system 1500 to perform various functions. Memory 1504 , storage 1510 and/or any other storage are possible examples of computer-readable media.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Dram (AREA)
- Memory System (AREA)
Abstract
Description
- The application is a continuation of U.S. application Ser. No.: 11/672,921 filed Feb. 08, 2007, which, in turn, is a continuation-in-part of U.S. application Ser. No.: 11/461,437 filed Jul. 31, 2006, U.S. application Ser. No.: 11/702,960 filed Feb. 05, 2007, and U.S. application Ser. No.: 11/702,981 filed Feb. 05, 2007; and further claims priority to U.S. provisional application Ser. No.: 60/772,414 filed Feb. 09, 2006 and U.S. provisional application Ser. No.: 60/865,624 filed Nov. 13, 2006, which are each incorporated herein by reference in their entirety for all purposes.
- The present invention relates to memory, and more particularly to command scheduling constraints of memory circuits.
- Traditionally, memory circuit speeds have remained constant, while the required data transfer speeds and bandwidth of memory systems have steadily increased. Thus, it has been necessary for more commands be scheduled, issued, and pipelined in a memory system in order to increase bandwidth. However, command scheduling constraints have customarily existed in memory systems which limit the command issue rates, and thus limit various attempts to further increase bandwidth, etc. There is thus a need for addressing these and/or other issues associated with the prior art.
- A memory circuit system and method are provided. An interface circuit is capable of communication with a plurality of memory circuits and a system. In use, the interface circuit is operable to interface the memory circuits and the system for reducing command scheduling constraints of the memory circuits.
-
FIG. 1 illustrates a system for interfacing memory circuits, in accordance with one embodiment. -
FIG. 2 illustrates a method for reducing command scheduling constraints of memory circuits, in accordance with another embodiment. -
FIG. 3 illustrates a method for translating an address associated with a command communicated between a system and memory circuits, in accordance with yet another embodiment. -
FIG. 4 illustrates a block diagram including logical components of a computer platform, in accordance with another embodiment. -
FIG. 5 illustrates a timing diagram showing an intra-device command sequence, intra-device timing constraints, and resulting idle cycles that prevent full use of bandwidth utilization in a DDR3 SDRAM memory system, in accordance with yet another embodiment. -
FIG. 6 illustrates a timing diagram showing an inter-device command sequence, inter-device timing constraints, and resulting idle cycles that prevent full use of bandwidth utilization in a DDR SDRAM, DDR2 SDRAM, or DDR3 SDRAM memory system, in accordance with still yet another embodiment. -
FIG. 7 illustrates a block diagram showing an array of DRAM devices connected to a memory controller, in accordance with another embodiment. -
FIG. 8 illustrates a block diagram showing an interface circuit disposed between an array of DRAM devices and a memory controller, in accordance with yet another embodiment. -
FIG. 9 illustrates a block diagram showing a DDR3 SDRAM interface circuit disposed between an array of DRAM devices and a memory controller, in accordance with another embodiment. -
FIG. 10 illustrates a block diagram showing a burst-merging interface circuit connected to multiple DRAM devices with multiple independent data buses, in accordance with still yet another embodiment. -
FIG. 11 illustrates a timing diagram showing continuous data transfer over multiple commands in a command sequence, in accordance with another embodiment. -
FIG. 12 illustrates a block diagram showing a protocol translation and interface circuit connected to multiple DRAM devices with multiple independent data buses, in accordance with yet another embodiment. -
FIG. 13 illustrates a timing diagram showing the effect when a memory controller issues a column-access command late, in accordance with another embodiment. -
FIG. 14 illustrates a timing diagram showing the effect when a memory controller issues a column-access command early, in accordance with still yet another embodiment. -
FIG. 15 illustrates a representative hardware environment, in accordance with one embodiment. -
FIG. 1 illustrates asystem 100 for interfacing memory circuits, in accordance with one embodiment. As shown, thesystem 100 includes aninterface circuit 104 in communication with a plurality ofmemory circuits 102 and asystem 106. In the context of the present description,such memory circuits 102 may include any circuits capable of serving as memory. - For example, in various embodiments, at least one of the
memory circuits 102 may include a monolithic memory circuit, a semiconductor die, a chip, a packaged memory circuit, or any other type of tangible memory circuit. In one embodiment, thememory circuits 102 may take the form of dynamic random access memory (DRAM) circuits. Such DRAM may take any form including, but not limited to, synchronous DRAM (SDRAM), double data rate synchronous DRAM (DDR SDRAM, DDR2 SDRAM, DDR3 SDRAM, etc.), graphics double data rate DRAM (GDDR, GDDR2, GDDR3, etc.), quad data rate DRAM (QDR DRAM), RAMBUS XDR DRAM (XDR DRAM), fast page mode DRAM (FPM DRAM), video DRAM (VDRAM), extended data out DRAM (EDO DRAM), burst EDO RAM (BEDO DRAM), multibank DRAM (MDRAM), synchronous graphics RAM (SGRAM) and/or any other type of DRAM. - In another embodiment, at least one of the
memory circuits 102 may include magnetic random access memory (MDRAM), intelligent random access memory (IRAM), distributed network architecture (DNA) memory, window random access memory (WRAM), flash memory (e.g., NAND, NOR, etc.), pseudostatic random access memory (PSRAM), wetware memory, memory based on semiconductor, atomic, molecular, optical, organic, biological, chemical, or nanoscale technology, and/or any other type of volatile or nonvolatile, random or non-random access, serial or parallel access memory circuit. - Strictly as an option, the
memory circuits 102 may or may not be positioned on at least one dual in-line memory module (DIMM) (not shown). In various embodiments, the DIMM may include a registered DIMM (R-DIMM), a small outline-DIMM (SO-DIMM), a fully buffered DIMM (FB-DIMM), an unbuffered DIMM (UDIMM), single inline memory module (SIMM), a MiniDIMM, a very low profile (VLP) R-DIMM, etc. In other embodiments, thememory circuits 102 may or may not be positioned on any type of material forming a substrate, card, module, sheet, fabric, board, carrier or any other type of solid or flexible entity, form, or object. Of course, in yet other embodiments, thememory circuits 102 may or may not be positioned in or on any desired entity, form, or object for packaging purposes. Still yet, thememory circuits 102 may or may not be organized into ranks. Such ranks may refer to any arrangement ofsuch memory circuits 102 on any of the foregoing entities, forms, objects, etc. - Further, in the context of the present description, the
system 106 may include any system capable of requesting and/or initiating a process that results in an access of thememory circuits 102. As an option, thesystem 106 may accomplish this utilizing a memory controller (not shown), or any other desired mechanism. In one embodiment,such system 106 may include a system in the form of a desktop computer, a lap-top computer, a server, a storage system, a networking system, a workstation, a personal digital assistant (PDA), a mobile phone, a television, a computer peripheral (e.g. printer, etc.), a consumer electronics system, a communication system, and/or any other software and/or hardware, for that matter. - The
interface circuit 104 may, in the context of the present description, refer to any circuit capable of interfacing (e.g. communicating, buffering, etc.) with thememory circuits 102 and thesystem 106. For example, theinterface circuit 104 may, in the context of different embodiments, include a circuit capable of directly (e.g. via wire, bus, connector, and/or any other direct communication medium, etc.) and/or indirectly (e.g. via wireless, optical, capacitive, electric field, magnetic field, electromagnetic field, and/or any other indirect communication medium, etc.) communicating with thememory circuits 102 and thesystem 106. In additional different embodiments, the communication may use a direct connection (e.g. point-to-point, single-drop bus, multi-drop bus, serial bus, parallel bus, link, and/or any other direct connection, etc.) or may use an indirect connection (e.g. through intermediate circuits, intermediate logic, an intermediate bus or busses, and/or any other indirect connection, etc.) - In additional optional embodiments, the
interface circuit 104 may include one or more circuits, such as a buffer (e.g. buffer chip, etc.), a register (e.g. register chip, etc.), an advanced memory buffer (AMB) (e.g. AMB chip, etc.), a component positioned on at least one DIMM, a memory controller, etc. Moreover, the register may, in various embodiments, include a JEDEC Solid State Technology Association (known as JEDEC) standard register (a JEDEC register), a register with forwarding, storing, and/or buffering capabilities, etc. In various embodiments, the register chips, buffer chips, and/or anyother interface circuit 104 may be intelligent, that is, include logic that is capable of one or more functions such as gathering and/or storing information; inferring, predicting, and/or storing state and/or status; performing logical decisions; and/or performing operations on input signals, etc. In still other embodiments, theinterface circuit 104 may optionally be manufactured in monolithic form, packaged form, printed form, and/or any other manufactured form of circuit, for that matter. Furthermore, in another embodiment, theinterface circuit 104 may be positioned on a DIMM. - In still yet another embodiment, a plurality of the
aforementioned interface circuit 104 may service, in combination, to interface thememory circuits 102 and thesystem 106. Thus, in various embodiments, one, two, three, four, ormore interface circuits 104 may be utilized for such interfacing purposes. In addition,multiple interface circuits 104 may be relatively configured or connected in any desired manner. For example, theinterface circuits 104 may be configured or connected in parallel, serially, or in various combinations thereof. Themultiple interface circuits 104 may use direct connections to each other, indirect connections to each other, or even a combination thereof. Furthermore, any number of theinterface circuits 104 may be allocated to any number of thememory circuits 102. In various other embodiments, each of the plurality ofinterface circuits 104 may be the same or different. Even still, theinterface circuits 104 may share the same or similar interface tasks and/or perform different interface tasks. - While the
memory circuits 102,interface circuit 104, andsystem 106 are shown to be separate parts, it is contemplated that any of such parts (or portion(s) thereof) may be integrated in any desired manner. In various embodiments, such optional integration may involve simply packaging such parts together (e.g. stacking the parts to form a stack of DRAM circuits, a DRAM stack, a plurality of DRAM stacks, a hardware stack, where a stack may refer to any bundle, collection, or grouping of parts and/or circuits, etc.) and/or integrating them monolithically. Just by way of example, in one optional embodiment, at least one interface circuit 104 (or portion(s) thereof) may be packaged with at least one of thememory circuits 102. In this way, theinterface circuit 104 and thememory circuits 102 may take the form of a stack, in one embodiment. - For example, a DRAM stack may or may not include at least one interface circuit 104 (or portion(s) thereof). In other embodiments, different numbers of the interface circuit 104 (or portion(s) thereof) may be packaged together. Such different packaging arrangements, when employed, may optionally improve the utilization of a monolithic silicon implementation, for example.
- The
interface circuit 104 may be capable of various functionality, in the context of different optional embodiments. Just by way of example, theinterface circuit 104 may or may not be operable to interface a first number ofmemory circuits 102 and thesystem 106 for stimulating a second number of memory circuits to thesystem 106. The first number ofmemory circuits 102 shall hereafter be referred to, where appropriate for clarification purposes, as the “physical”memory circuits 102 or memory circuits, but are not limited to be so. Just by way of example, thephysical memory circuits 102 may include a single physical memory circuit. Further, the at least one stimulated memory circuit seen by thesystem 106 shall hereafter be referred to, where appropriate for clarification purposes, as the at least one “virtual” memory circuit. - In still additional aspects of the present embodiment, the second number of virtual memory circuits may be more than, equal to, or less than the first number of
physical memory circuits 102. Just by way of example, the second number of virtual memory circuits may include a single memory circuit. Of course, however, any number of memory circuits may be stimulated. - In the context of the present description, the term simulated may refer to any simulating, emulating, disguising, transforming, modifying, changing, altering, shaping, converting, etc., which results in at least one aspect of the
memory circuits 102 appearing different to thesystem 106. In different embodiments, such aspect may include, for example, a number, a signal, a memory capacity, a timing, a latency, a design parameter, a logical interface, a control system, a property, a behavior, and/or any other aspect, for that matter. - In different embodiments, the simulation may be electrical in nature, logical in nature, protocol in nature, and/or performed in any other desired manner. For instance, in the context of electrical simulation, a number of pins, wires, signals, etc. may be simulated. In the context of logical simulation, a particular function or behavior may be simulated. In the context of protocol, a particular protocol (e.g. DDR3, etc.) may be simulated. Further, in the context of protocol, the simulation may effect conversion between different protocols (e.g. DDR2 and DDR3) or may effect conversion between different versions of the same protocol (e.g. conversion of 4-4-4 DDR2 to 6-6-6 DDR2).
- More illustrative information will now be set forth regarding various optional architectures and uses in which the foregoing system may or may not be implemented, per the desires of the user. It should be strongly noted that the following information is set forth for illustrative purposes and should not be construed as limiting in any manner. Any of the following features may be optionally incorporated with or without the exclusion of other features described.
-
FIG. 2 illustrates amethod 200 for reducing command scheduling constraints of memory circuits, in accordance with another embodiment. As an option, themethod 200 may be implemented in the context of thesystem 100 ofFIG. 1 . Of course, however, themethod 200 may be implemented in any desired environment. Further, the aforementioned definitions may equally apply to the description below. - As shown in
operation 202, a plurality of memory circuits and a system are interfaced. In one embodiment, the memory circuits and system may be interfaced utilizing an interface circuit. The interface circuit may include, for example, the interface circuit described above with respect toFIG. 1 . In addition, in one embodiment, the interfacing may include facilitating communication between the memory circuits and the system. Of course, however, the memory circuits and system may be interfaced in any desired manner. - Further, command scheduling constraints of the memory circuits are reduced, as shown in
operation 204. In the context of the present description, the command scheduling constraints include any limitations associated with scheduling (and/or issuing) commands with respect to the memory circuits. Optionally, the command scheduling constraints may be defined by manufacturers in their memory device data sheets, by standards organization such as the JEDEC, etc. - In one embodiment, the command scheduling constraints may include intra-device command scheduling constraints. Such intra-device command scheduling constraints may include scheduling constraints within a device. For example, the intra-device command scheduling constraints may include a column-to-column delay time (tCCD), row-to-row activation delay time (tRRD), four-band activation window time (tFAW), write-to-read turn-around time (tWTR), etc. As an option, the intra-device command-scheduling constraints may be associated with parts (e.g. column, row, bank, etc.) of a device (e.g. memory circuit) that share a resource within the memory circuit. One example of such intra-device command scheduling constraints will be described in more detail below with respect to
FIG. 5 during the description of a different - In another embodiment, the command scheduling constraints may include inter-device command scheduling constraints. Such inter-device scheduling constraints may include scheduling constraints between memory circuits. Just by way of example, the inter-device command scheduling constraints may include rank-to-rank data bus turnaround times, on-die-termination (ODT) control switching times, etc. Optionally, the inter-device command scheduling constraints may be associated with memory circuits that share a resource (e.g. a data bus, etc.) which provides a connection therebetween (e.g. for communicating, etc.). One example of such inter-device command scheduling constraints will be described in more detail below with respect to
FIG. 6 during the description of a different embodiment. - Further, reduction of the command scheduling restraints may include complete elimination and/or any decrease thereof. Still yet, in one optional embodiment, the command scheduling constraints may be reduced by controlling the manner in which commands are issued to the memory circuits. Such commands may include, for example, row-access commands, column-access commands, et. Moreover, in additional embodiments, the commands may optionally be issued to the memory circuits utilizing separate busses associated therewith. One example of memory circuits associated with separate busses will be described in more detail below with respect to
FIG. 8 during the description of a different embodiment. - In one possible embodiment, the command scheduling constraints may be reduced by issuing commands to the memory circuits based on stimulation of a virtual memory circuit. For example, the plurality of physical memory circuits and the system may be interfaced such that that the memory circuits appear to the system as a virtual memory circuit. Such simulated virtual memory circuit may optionally include the virtual memory circuit described above with respect to
FIG. 1 . - In addition, the virtual memory circuit may have less command scheduling constraints than the physical memory circuits. For example, in one exemplary embodiment, the physical memory circuits may appear as a group of one or more virtual memory circuits that are free from command scheduling constraints. Thus, as an option, the command scheduling constraints may be reduced by issuing commands directed to a single virtual memory circuit, to a plurality of different physical memory circuits. In this way, idle data-bus cycles may optionally be eliminated and memory system bandwidth may be increased.
- Of course, it should be noted that the command scheduling constraints may be reduced in any desired manner. Accordingly, in one embodiment, the interface circuit may be utilized to eliminate, at least in part, inter-device and/or intra-device command scheduling constraints of memory circuits. Furthermore, reduction of the command scheduling constraints of the memory circuits may result in increased command issue rates. for example, a greater amount of commands may be issued to the memory circuits by reducing limitations associated with the command scheduling constraints. More information regarding increasing command issue rates by reducing command scheduling constraints will be described with respect to
FIG. 11 during the description of a different embodiments. -
FIG. 3 illustrates amethod 300 for translating an address associated with a command communicated between a system and memory circuits, in accordance with yet another embodiment. As an option, themethod 300 may be carried out in context of the architecture and environment of FIGS. 1 and/or 2. Of course, themethod 300 may be carried out in any desired environment. Further, the aforementioned definitions may equally apply to the description below. - As shown in
operation 302, a plurality of memory circuits and a system are interfaced. In one embodiment, the memory circuits and system may be interfaced utilizing an interface circuit, such as that described above with respect toFIG. 1 , for example. In one embodiment, the interfacing may include facilitating communication between the memory circuits and the system. Of course, however, the memory circuits and system may be interfaced in any desired manner. - Additionally, an address associated with a command communicated between the system and the memory circuits is translated, as shown in
operation 304. Such command may include, for example a row-access command, a column-access command, and/or any other command capable of being communicated between the system and the memory circuits. As an option, the translation may be transparent to the system. In this way, the system may issue a command to the memory circuits, and such command may be translated without knowledge and/or input by the system. Of course, embodiments are contemplated where such transparency is non-existent, at least in part. - Further, the address may be translated in any desired manner. In one embodiment, the translation of the address may include shifting the address. In another embodiment, the address may be translated by mapping the address. Optionally, as described above with respect to FIGS. 1 and/or 2, the memory circuits may include physical memory circuits and the interface circuit may simulate at least one virtual memory circuit. To this end, the virtual memory circuit may optionally have a different (e.g. greater, etc.) number of row addresses associated therewith than the physical memory circuits.
- Thus, in one possible embodiment, the translation may be performed as a function of the difference in the number of row addresses. For example, the translation may translate the address to reflect the number of row addresses of the virtual memory circuit. In still yet another embodiment, the translation may optionally translate the address as a function of a column address and a row address.
- Thus, in one exemplary embodiment where the command includes a row-access command, the translation may be performed as a function of an expected arrival time of a column-access command. In another exemplary embodiment, where the command includes a row-access command, the translation may ensure that a column-access command addresses an open bank. Optionally, the interface circuit may be operable to delay the command communicated between the system and the memory circuits. To this end, the translation may result in sub-row activation of the memory circuits. Various examples of address translation will be described in more detail below with respect to
FIG. 8 and 12 during the description of different embodiments. - Accordingly, in one embodiment, address mapping may use shifting of an address from one command to another to allow the use of memory circuits with smaller rows to emulate a larger memory circuit with larger rows. Thus, sub-row activation may be provided. Such sub-row activation may also reduce power consumption and may optionally further improve performance, in various embodiments.
- One exemplary embodiment will now be set forth. It should be strongly noted that the following example is set forth for illustrative purposes only and should not be construed as limiting in any manner whatsoever. Specifically, memory storage cells of DRAM devices may be arranged into multiple banks, each bank having multiple rows, and each row having multiple columns. The memory storage capacity of the DRAM device may be equal to the number of banks times the number of rows per bank times the number of column per row times the number of storage bits per column. In commodity DRAM devices (e.g. SDRAM, DDR, DDR2, DDR3, DDR4, GDDR2, GDDR3 and GDDR4 SDRAM, etc.), the number of banks per device, the number of rows per bank, the number of columns per row, and the column sizes may be determined by a standards-forming committee, such as the Joint Electron Device Engineering Council (JEDEC).
- For example, JEDEC standards require that a 1 gigabyte (Gb) DDR2 or DDR3 SDRAM device with a four-bit wide data bus have eight banks per device, 8192 rows per bank, 2048 columns per row, and four bits per column. Similarly, a 2 Gb device with a four-bit wide data bus has eight banks per device, 16384 rows per bank, 2048 columns per row, and four bits per column. A 4 Gb device with a four-bit wide data bus has eight banks per device, 32768 rows per bank, 2048 columns per row, and four bits per column. In the 1 Gb, 2 Gb and 4 Gb devices, the row size is constant, and the number of rows doubles with each doubling of device capacity. Thus, a 2 Gb or a 4 Gb device may be simulated, as described above, by using multiple 1 Gb and 2 Gb devices, and by directly translating row-activation commands to row-activation commands and column-access commands to column-access commands. In one embodiment, this emulation may be possible because the 1 Gb, 2 Gb, and 4 Gb devices have the same row size.
-
FIG. 4 illustrates a block diagram including logical components of acomputer platform 400, in accordance with another embodiment. As an option, thecomputer platform 400 may be implemented in context of the architecture and environment ofFIGS. 1-3 . Of course, thecomputer platform 400 may be implemented in any desired environment. Further, the aforementioned definitions may equally apply to the description below. - As shown, the
computer platform 400 includes asystem 420. Thesystem 420 includes amemory interface 421, logic for retrieval and storage of externalmemory attribute expectations 422, memory interaction attributes 423, adata processing engine 424, and various mechanisms to facilitate auser interface 425. Thecomputer platform 400 may be comprised of wholly separate components, namely a system 420 (e.g. a motherboard, etc.), and memory circuit 410 (e.g. physical memory circuits, etc.). In addition, thecomputer platform 400 may optionally include memory circuits, etc.). In addition, thecomputer platform 400 may optionally includememory circuits 410 connected directly to thesystem 420 by way of one or more sockets. - In one embodiment, the
memory circuits 410 may be designed to the specifics of various standards, including for example, a standard defining thememory circuits 410 to be JEDEC-compliant semiconductor memory (e.g. DRAM, SDRAM, DDR2, DDR3, etc.). The specifics of such standards may address physical interconnection and logical capabilities of thememory circuits 410. - In another embodiment, the
system 420 may include a system BIOS program (not shown) capable of interrogating the physical memory circuits 410 (e.g. DIMMs) to retrieve and store memory attributes 422, 523. Further, various types ofexternal memory circuits 410, including for example JEDEC-compliant DIMMs, may include an EEPROM device known as a serial presence detect (SPD) where the DIMM memory attributes are stored. The interaction of the BIOS with the SPD and the interaction of the BIOS with the memory circuit physical attributes may allow the systemmemory attribute expectations 422 and memory interaction attributes 423 become known to thesystem 420. - In various embodiments, the
computer platform 400 may include one ormore interface circuits 470 electrically disposed between thesystem 420 and thephysical memory circuits 410. Theinterface circuit 470 may include several system-facing interfaces (e.g. a systemaddress signal interface 471, a systemcontrol signal interface 472, a systemclock signal interface 473, a systemdata signal interface 474, etc.). Similarly, theinterface circuit 470 may include several memory-facing interfaces (e.g. a memoryaddress signal interface 475, a memorycontrol signal interface 476, a memoryclock signal interface 477, a memorydata signal interface 478, etc.). - Still yet, the
interface circuit 470 may includeemulation logic 480. Theemulation logic 480 may be operable to receive and optionally store electrical signals (e.g. logic levels, commands, signals, protocol sequences, communications, etc.) from or through the system-facing interfaces, and may further be operable to process such electrical signals. Theemulation logic 480 may respond to signals from system-facing interfaces by responding back to thesystem 420 and presenting signals to thesystem 420, and may slo process the signals with other information previously stored. As another option, theemulation logic 480 may present signals to thephysical memory circuits 410. Of course, however, theemulation logic 480 may perform any of the aforementioned functions in any order. - Moreover, the
emulation logic 480 may be operable to adopt a personality, where such personality is capable of defining the physical memory circuit attributes. In various embodiments, the personality may be effected via any combination of bonding options, strapping, programmable strapping, the wiring between theinterface circuit 470 and thephysical memory circuits 410. Further, the personality may be effected via actual physical attributes (e.g. value of mode register, value of extended mode register) of thephysical memory circuits 410 connected to theinterface circuit 470 as determined when theinterface circuit 470 andphysical memory circuits 410 are powered up. -
FIG. 5 illustrates a timing diagram 500 showing an intra-device command sequence, intra-device timing constraints, and resulting idle cycles that prevent full use of bandwidth utilization in a DDR3 SDRAM memory system, in accordance with yet another embodiment. As an option, the timing diagram 500 may be associated with the architecture and environment ofFIGS. 1-4 . Of course, the timing diagram 500 may be associated with any desired environment. Further, the aforementioned definitions may equally apply to the description below. - As shown, the timing diagram 500 illustrates command cycles, timing constraints and idle cycles of memory. For example, in an embodiment involving DDR3 SDRAM memory systems, any two row-access commands directed to a single DRAM device may not necessarily be scheduled closer that tRRD. As another example, at most four row-access commands may be scheduled within tFAW to a single DRAM device. Moreover, consecutive column-read access commands and consecutive column-write access commands may not necessarily be scheduled to a given DRAM device any closer than tCCD, where tCCD equals four cycles (eight half-cycles of data) in DDR3 DRAM devices.
- In the context of the present embodiment, row-access and/or row-activation commands are shown as ACT. In addition, column-access commands are shown as READ or WRITE. Thus, for example, in memory systems that require a data access in a data burst of four half-cycles, as shown in
FIG. 2 , the tCCD constraint may prevent column accesses from being scheduled consecutively. Further, theconstraints 510, 520 imposed on the DRAM commands sent to a given DRAM device may restrict the command rate, resulting in idle cycles or bubbles 530 on the data bus, therefore reducing the bandwidth. - In another optional embodiment involving DDR3 SDRAM memory systems, consecutive column-access commands sent to different DRAM devices on the same data bus may not necessarily be scheduled any closer than a period that is the sum of the data burst duration plus additional idle cycles due to rank-to-rank data bus turn-around times. In the case of column-read access commands, two DRAM devices on the same data bus may represent two bus masters. Optionally, at least one idle cycle on the bus may be needed for one bus master to complete delivery of data to the memory controller and release control of the shared data bus, such that another bus master may gain control of the data bus and begin to send data.
-
FIG. 6 illustrates a timing diagram 600 showing inter-device command sequence, inter-device timing constraints, and resulting idle cycles that prevent full use of bandwidth utilization in a DDR SDRAM, DDR2 SDRAM, or DDR3 SDRAM memory system, in accordance with still yet another embodiment. As an option, the timing diagram 600 may be associated with the architecture and environment ofFIGS. 1-4 . Of course, the timing diagram 600 may be associated with any desired environment. Further, the aforementioned definitions may equally apply to the description below. - As shown, the timing diagram 600 illustrates commands issued to different devices that are free from constraints such as tRRD and tCCD which would otherwise be imposed on commands issue to the same device. However, as also shown, the data bus hand-off from one device to another device requires at least one idle data-
bus cycle 610 on the data bus. Thus, the timing diagram 600 illustrates a limitation preventing full use of bandwidth utilization in a DDR3 SDRAM memory system. As a consequence of the command-scheduling constraints, there may be no available command sequence that allows full bandwidth utilization in a DDR3 SDRAM memory system, which also uses bursts shorter than tCCD. -
FIG. 7 illustrates a block diagram 700 showing an array of DRAM devices connected to a memory controller, in accordance with another embodiment. As an option, the block diagram 700 may be associated with the architecture and environment ofFIGS. 1-6 . Of course, the block diagram 700 may be associated with any desired environment. Further, the aforementioned definitions may equally apply to the description below. - As shown, eight DRAM devices are connected directly to a memory controller through a shared
data bus 710. Accordingly, commands from the memory controller that are directed to the DRAM devices may be issued with respect to command scheduling constraints (e.g. tRRD, tCCD, tFAW, tWTR, etc.). thus, the issuance of commands may be delayed based on such command scheduling constraints. -
FIG. 8 illustrates a block diagram 800 showing an interface circuit disposed between an array of DRAM devices and a memory controller, in accordance with yet another embodiment. AS an option, the block diagram 800 may be associated with the architecture and environment ofFIGS. 1-6 . Of course, the block diagram 800 may be associated with any desired environment. Further, the aforementioned definitions may equally apply to the description below. - As shown, an
interface circuit 810 provides a DRAM interface to thememory controller 820, and directs commands toindependent DRAM devices 830. Thememory devices 830 may each be associated with a different data bus 540, thus preventing inter-device constraints. In addition, individual andindependent memory devices 830 may be used to emulate part of a virtual memory device (e.g. column, row, bank, etc.). Accordingly, intra-device constraints may also be prevented. To this end, thememory devices 830 connected to theinterface circuit 510 may appear to thememory controller 820 as a group of one ormore memory devices 530 that are free from command-scheduling constraints. - In one exemplary embodiment, N physical DRAM devices may be used to emulate M logical DRAM devices through the use of the interface circuit. The interface circuit may accept a command stream from a memory controller directed toward the M logical devices. The interface circuit may also translate the commands to the N physical devices that are connected to the interface circuit via P independent data paths. The command translation may include, for example, routing the correct command directed to one of the M logical devices to the correct device (i.e. one of the N physical devices). Collectively, the P data paths connected to the N physical devices may optionally allow the interface circuit to guarantee that commands may be executed in parallel and independently, thus preventing command-scheduling constraints associated with the N physical devices. In this way the interface circuit may eliminate idle data-bus cycles or bubbles that would otherwise be present due to inter-device and intra-device command-scheduling constraints.
-
FIG. 9 illustrates a block diagram 900 showing a DDR3 SDRAM interface circuit disposed between an array of DRAM devices and a memory controller, in accordance with another embodiment. As an option, the block diagram 900 may be associated with the architecture and environment ofFIGS. 1-8 . Of course, the block diagram 900 may be associated with any desired environment. Further, the aforementioned definitions may equally apply to the description below. - As shown, a DDR3
SDRAM interface circuit 910 eliminates idle data-bus cycles due to inter-device and intra-device scheduling constraints. In the context of the present embodiment, the DDR3SDRAM interface circuit 910 may include a command translation circuit of an interface circuit that connects multiple DDR3 SDRAM devices with multiple independent data buses. For example, the DDR3SDRAM interface circuit 910 may include command-and-control and address components capable of intercepting signals between the physical memory circuits and the system. Moreover, the command-and-control and address components may allow for burst merging, as described below with respect toFIG. 10 . -
FIG. 10 illustrates a block diagram 1000 showing a burst-merging interface circuit connected to multiple DRAM devices with multiple independent data buses, in accordance with still yet another embodiment. As an option, the block diagram 1000 may be associated with the architecture and environment ofFIGS. 1-9 . Of course, the block diagram 1000 may be associated with any desired environment. Further, the aforementioned definitions may equally apply to the description below. - A burst-merging
interface circuit 1010 may include a data component of an interface circuit that connectsmultiple DRAM devices 1030 with multipleindependent data buses 1040. In addition, the burst-merginginterface circuit 1010 may merge multiple burst commands received within a time period. As shown, eightDRAM devices 1030 may be connected via eight independent data paths to the burst-merginginterface circuit 1010. Further, the burst-merginginterface circuit 1010 may utilize a single data path to thememory controller 820. It should be noted that while eightDRAM devices 1030 are shown herein, in other embodiments, 16, 24, 32, etc. devices may be connected to the eight independent data paths. In yet another embodiment, there may be two, four, eight, 16 or more independent data paths associated with theDRAM devices 1030. - The burst-merging
interface circuit 1010 may provide a single electrical interface to thememory controller 1020, therefore eliminating inter-device constraints (e.g. rank-to-rank turnaround time, etc.). In one embodiment, thememory controller 1020 may be aware that it is indirectly controlling theDRAM devices 1030 through the burst-merginginterface circuit 1010, and that no bus turnaround time is needed. In another embodiment, the burst-merginginterface circuit 1010 may use theDRAM devices 1030 to emulate M logical devices. The burst-merginginterface circuit 1010 may further translate row-activation commands and column-access commands to one of theDRAM devices 1030 in order to ensure that inter-device constraints (e.g. tRRD, tCCD, tFAW and tWTR etc.) are met by eachindividual DRAM device 1030, while allowing the burst-merginginterface circuit 1010 to present itself as M logical devices that are free from inter-device constraints. -
FIG. 11 illustrates a timing diagram 1100 showing continuous data transfer over multiple commands in a command sequence, in accordance with another embodiment. As an option, the timing diagram 1100 may be associated with the architecture and environment ofFIGS. 1-10 . Of course, the timing diagram 1100 may be associated with any desired environment. Further, the aforementioned definitions may equally apply to the description below. - As shown, inter-device and intra-device constraints are eliminated, such that the burst-merging interface circuit may permit continuous burst data transfers on the data bus, therefore increasing data bandwidth. For example, an interface circuit associated with the burst-merging interface circuit may present an industry-standard DRAM interface to a memory controller as one or more DRAM devices that are free of command-scheduling constraints. Further, the interface circuits may allow the DRAM devices to be emulated as being free from command-scheduling constraints without necessarily changing the electrical interface or the command set of the DRAM memory system. It should be noted that the interface circuits described herein may include any type of memory system (e.g. DDR2, DDR3, etc.).
-
FIG. 12 illustrates a block diagram 1200 showing a protocol translation and interface circuit connected to multiple DRAM devices with multiple independent data buses, in accordance with yet another embodiment. As an option, the block diagram 1200 may be associated with the architecture and environment ofFIGS. 1-11 . Of course, the block diagram 1200 may be associated with any desired environment. Further, the aforementioned definitions may equally apply to the description below. - As shown, a protocol translation and
interface circuit 1210 may perform protocol translation and/or manipulation functions, and may also act as an interface circuit. For example the protocol translation andinterface circuit 1210 may be included within an interface circuit connecting a memory controller with multiple memory devices. - In one embodiment, the protocol translation and
interface circuit 1210 may delay row-activation commands and/or column-access commands. The protocol translation andinterface circuit 1210 may also transparently perform different kinds of address mapping schemes that depend on the expected arrival time of the column-access command. In one scheme, the column-access command may be sent by the memory controller at the normal time (i.e. late arrival, as compared to a scheme where the column-access command is early). - In a second scheme, the column-access command may be sent by the memory controller before the row-access command is required (e.g. early arrival) at the DRAM device interface. In DDR2 and DDR3 SDRAM memory systems, the early arriving column-access command may be referred to as the Posted-CAS command. Thus, part of a row may be activated as needed, therefore providing sub-row activation. In addition, lower power may also be provided.
- It should be noted that the embodiments of the above-described schemes may not necessarily require additional pins or new commands to be sent by the memory controller to the protocol translation and interface circuit. In this way, a high bandwidth DRAM device may be provided.
- As shown, the protocol translation and
interface circuit 1210 may include eight DRAM devices to be connected thereto via eight independent data paths to. For example, the protocol translation andinterface circuit 1210 may emulate a single 8 Gb DRAM device with eight 1 Gb DRAM devices. The memory controller may therefore expect to see eight banks, 32768 rows per bank, 4096 columns per for, and four bits per column. When the memory controller issues a row-activation command, it may expect that 4096 columns are ready for a column-access command that follows, whereas the 1 Gb devices may only have 2048 columns per row. Similarly, the same issue of differing row sizes may arise when 2 Gb devices are used to emulate a 16 Gb DRAM device or 4 Gb devices are used to emulate a 32 Gb device, etc. - To accommodate for the difference between the row sizes of the 1 Gb and 8 Gb DRAM devices, 2 Gb and 16 Gb DRAM devices, 4 Gb and 32 Gb DRAM devices, etc., the protocol translation and
interface circuit 1210 may calculate and issue the appropriate number of row-activation commands to prepare for a subsequent column-access command that may access any portion of the larger row. The protocol translation andinterface circuit 1210 may be configured with different behaviors, depending on the specific condition. - In one exemplary embodiment, the memory controller may not issue early column-access commands. The protocol translation and
interface circuit 1210 may activate multiple, smaller rows to match the size of the larger row in the higher capacity logical DRAM device. - Furthermore, the protocol translation and
interface circuit 1210 may present a single data path to the memory controller, as shown. thus, the protocol translation andinterface circuit 1210 may present itself as a single DRAM device with a single electrical interface to the memory controller. For example, if eight 1 Gb DRAM devices are used by the protocol translation andinterface circuit 1210 to emulate a single, standard 8 Gb DRAM device, the memory controller may expect that the logical 8 Gb DRAM device will take over 300 ns to perform a refresh command. The protocol translation andinterface circuit 1210 may also intelligently schedule the refresh commands. Thus, for example, the protocol translation andinterface circuit 1210 may separately schedule refresh commands to the 1 Gb DRAM devices, with each refresh command taking 100 ns. - To this end, where multiple physical DRAM devices are used by the protocol translation and
interface circuit 1210 to emulate a single larger DRAM device, the memory controller may expect that the logical device may take a relatively long period to perform a refresh command. The protocol translation andinterface circuit 1210 may separately schedule refresh commands to each of the physical DRAM devices. Thus, the refresh of the larger logical DRAM device may take a relatively smaller period of time as compared with a refresh of a physical DRAM device of the same size. DDR3 memory systems may potentially require calibration sequences to ensure that the high speed data I/O circuits are periodically calibrated against thermal-variances induced timing drifts. The staggered refresh commands may also optionally guarantee I/O quiet time required to separately calibrate each of the independent physical DRAM devices. - Thus, in one embodiment, a protocol translation and
interface circuit 1210 may allow for the staggering of refresh times of logical DRAM devices. DDR3 devices may optionally require different levels of zero quotient (ZQ) calibration sequences, and the calibration sequences may require that other I/O in the system are not also switching at the same time. Thus, refresh commands in a higher capacity logical DRAM device may be emulated by staggering refresh commands to different lower capacity physical DRAM devices. The staggering of the refresh commands may optionally provide a guaranteed I/O quiet time that may be required to separately calibrate each of the independent physical DRAM devices. -
FIG. 13 illustrates a timing diagram 1300 showing the effect when a memory controller issues a column-access command late, in accordance with another embodiment. As an option, the timing diagram 1300 may be associated with the architecture and environment ofFIGS. 1-12 . Of course, the timing diagram 1300 may be associated with any desired environment. Further, the aforementioned definitions may equally apply to the description below. - As shown, in a memory system where the memory controller issues the column-access command without enough latency to cover both the DRAM device row-access latency and column-access latency, the interface circuit may send multiple row-access commands to multiple DRAM devices to guarantee that the subsequent column access will hit an open bank. In one exemplary embodiment, the physical device may have a 1 kilobyte (kb) row size and the logical device may have a 2 kb row size. In this case, the interface circuit may activate two 1 kb rows in two different physical devices (since two rows may not be activated in the same device within a span of tRRD). In another exemplary embodiment, the physical device may have a 1 kb row size and the logical device may have a 4 kb row size. In this case, four 1 kb rows may be opened to prepare for the arrival of a column-access command that may be targeted to any part of the 4 kb row.
- In one embodiment, the memory controller may issue column-access commands early. The interface circuit may do this in any desired manner, including for example, using the additive latency property of DDR2 and DDR3 devices. The interface circuit may also activate one specific row in one specific DRAM device. This may allow sub-row activation for the higher capacity logical DRAM device.
-
FIG. 14 illustrates a timing diagram 1400 showing the effect when a memory controller issues a column-access command early, in accordance with still yet another embodiment. As an option, the timing diagram 1400 may be associated with the architecture and environment ofFIGS. 1-13 . Of course, the timing diagram 1400 may be associated with any desired environment. Further, the aforementioned definitions may equally apply to the description below. - In the context of the present embodiment, a memory controller may issue a column-access command early, i.e. before the row-activation command is to be issued to a DRAM device. Accordingly, an interface circuit may take a portion of the column address, combine it with the row address and form a sub-row address. to this end, the interface circuit may activate the row that is targeted by the column-access command. Just by way of example, if the physical device has a 1 kb row size and the logical device has a 2 kb row size, the early column-access command may allow the interface circuit to activate a single 1 kb row. The interface circuit can thus implement sub-row activation for a logical device with a larger row size than the physical devices without necessarily the use of additional pins or special commands.
-
FIG. 15 illustrates arepresentative hardware environment 1500, in accordance with one embodiment. As an option, thehardware environment 1500 may be implemented in the context ofFIGS. 1-14 . For example, thehardware environment 1500 may constitute an exemplary system. - In one exemplary embodiment, the
hardware environment 1500 may include a computer system. As shown, thehardware environment 1500 includes at least onecentral processor 1501 which is connected to a communication bus 1502. Thehardware environment 1500 also includesmain memory 1504. Themain memory 1504 may include, for example random access memory (RAM) and/or any other desired type of memory. Further, in various embodiments, themain memory 1504 may include memory circuits, interface circuits, etc. - the
hardware environment 1500 also includes agraphics processor 1506 and adisplay 1508. thehardware environment 1500 may also include asecondary storage 1510. Thesecondary storage 1510 includes, for example, a hard disk drive and/or a removable storage drive, representing a floppy disk drive, a magnetic tape drive, a compact disk drive, etc. The removable storage drive reads from and/or writes to a removable storage unit in a well known manner. - Computer programs, or computer control logic algorithms, may be stored in the
main memory 1504 and/or thesecondary storage 1510. Such computer programs, when executed, enable thecomputer system 1500 to perform various functions.Memory 1504,storage 1510 and/or any other storage are possible examples of computer-readable media. - While various embodiments have been described above, it should be understood that they have been presented by way of example only, and not limitation. Thus, the breadth and scope of a preferred embodiment should not be limited by any of the above-described exemplary embodiments, but should be defined only in accordance with the following claims and their equivalents.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/929,261 US20080109595A1 (en) | 2006-02-09 | 2007-10-30 | System and method for reducing command scheduling constraints of memory circuits |
Applications Claiming Priority (7)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US77241406P | 2006-02-09 | 2006-02-09 | |
US11/461,437 US8077535B2 (en) | 2006-07-31 | 2006-07-31 | Memory refresh apparatus and method |
US86562406P | 2006-11-13 | 2006-11-13 | |
US11/702,981 US8089795B2 (en) | 2006-02-09 | 2007-02-05 | Memory module with memory stack and interface with enhanced capabilities |
US11/702,960 US20080126690A1 (en) | 2006-02-09 | 2007-02-05 | Memory module with memory stack |
US11/672,921 US9542352B2 (en) | 2006-02-09 | 2007-02-08 | System and method for reducing command scheduling constraints of memory circuits |
US11/929,261 US20080109595A1 (en) | 2006-02-09 | 2007-10-30 | System and method for reducing command scheduling constraints of memory circuits |
Related Parent Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/702,981 Continuation-In-Part US8089795B2 (en) | 2005-06-24 | 2007-02-05 | Memory module with memory stack and interface with enhanced capabilities |
US11/702,960 Continuation-In-Part US20080126690A1 (en) | 2005-06-24 | 2007-02-05 | Memory module with memory stack |
US11/672,921 Continuation US9542352B2 (en) | 2005-06-24 | 2007-02-08 | System and method for reducing command scheduling constraints of memory circuits |
Publications (1)
Publication Number | Publication Date |
---|---|
US20080109595A1 true US20080109595A1 (en) | 2008-05-08 |
Family
ID=46045591
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/672,921 Active 2030-01-06 US9542352B2 (en) | 2005-06-24 | 2007-02-08 | System and method for reducing command scheduling constraints of memory circuits |
US11/929,225 Active 2028-12-24 US9542353B2 (en) | 2006-02-09 | 2007-10-30 | System and method for reducing command scheduling constraints of memory circuits |
US11/929,261 Abandoned US20080109595A1 (en) | 2006-02-09 | 2007-10-30 | System and method for reducing command scheduling constraints of memory circuits |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/672,921 Active 2030-01-06 US9542352B2 (en) | 2005-06-24 | 2007-02-08 | System and method for reducing command scheduling constraints of memory circuits |
US11/929,225 Active 2028-12-24 US9542353B2 (en) | 2006-02-09 | 2007-10-30 | System and method for reducing command scheduling constraints of memory circuits |
Country Status (1)
Country | Link |
---|---|
US (3) | US9542352B2 (en) |
Cited By (57)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080133825A1 (en) * | 2006-07-31 | 2008-06-05 | Suresh Natarajan Rajan | System and method for simulating an aspect of a memory circuit |
US20090077436A1 (en) * | 2007-09-17 | 2009-03-19 | Asustek Computer Inc. | Method for recording memory parameter and method for optimizing memory |
US20090290442A1 (en) * | 2005-06-24 | 2009-11-26 | Rajan Suresh N | Method and circuit for configuring memory core integrated circuit dies with memory interface integrated circuit dies |
US20100005206A1 (en) * | 2008-07-01 | 2010-01-07 | International Business Machines Corporation | Automatic read data flow control in a cascade interconnect memory system |
US20100005219A1 (en) * | 2008-07-01 | 2010-01-07 | International Business Machines Corporation | 276-pin buffered memory module with enhanced memory system interconnect and features |
US20100003837A1 (en) * | 2008-07-01 | 2010-01-07 | International Business Machines Corporation | 276-pin buffered memory module with enhanced memory system interconnect and features |
US20100005220A1 (en) * | 2008-07-01 | 2010-01-07 | International Business Machines Corporation | 276-pin buffered memory module with enhanced memory system interconnect and features |
US20100005212A1 (en) * | 2008-07-01 | 2010-01-07 | International Business Machines Corporation | Providing a variable frame format protocol in a cascade interconnected memory system |
US20100005214A1 (en) * | 2008-07-01 | 2010-01-07 | International Business Machines Corporation | Enhancing bus efficiency in a memory system |
US20100005218A1 (en) * | 2008-07-01 | 2010-01-07 | International Business Machines Corporation | Enhanced cascade interconnected memory system |
US7724589B2 (en) | 2006-07-31 | 2010-05-25 | Google Inc. | System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits |
US20100180179A1 (en) * | 2009-01-13 | 2010-07-15 | International Business Machines Corporation | Protecting and migrating memory lines |
US20100257304A1 (en) * | 2006-07-31 | 2010-10-07 | Google Inc. | Apparatus and method for power management of memory circuits by a system or component thereof |
US20100293325A1 (en) * | 2009-01-23 | 2010-11-18 | Cypress Semiconductor Corporation | Memory devices and systems including multi-speed access of memory modules |
US8019589B2 (en) | 2006-07-31 | 2011-09-13 | Google Inc. | Memory apparatus operable to perform a power-saving operation |
US8055833B2 (en) | 2006-10-05 | 2011-11-08 | Google Inc. | System and method for increasing capacity, performance, and flexibility of flash storage |
US8060774B2 (en) | 2005-06-24 | 2011-11-15 | Google Inc. | Memory systems and memory modules |
US8077535B2 (en) | 2006-07-31 | 2011-12-13 | Google Inc. | Memory refresh apparatus and method |
US8080874B1 (en) | 2007-09-14 | 2011-12-20 | Google Inc. | Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween |
US8081474B1 (en) | 2007-12-18 | 2011-12-20 | Google Inc. | Embossed heat spreader |
US8089795B2 (en) | 2006-02-09 | 2012-01-03 | Google Inc. | Memory module with memory stack and interface with enhanced capabilities |
US8111566B1 (en) | 2007-11-16 | 2012-02-07 | Google, Inc. | Optimal channel design for memory devices for providing a high-speed memory interface |
US8130560B1 (en) | 2006-11-13 | 2012-03-06 | Google Inc. | Multi-rank partial width memory modules |
US8169233B2 (en) | 2009-06-09 | 2012-05-01 | Google Inc. | Programming of DIMM termination resistance values |
US8181048B2 (en) | 2006-07-31 | 2012-05-15 | Google Inc. | Performing power management operations |
US8209479B2 (en) | 2007-07-18 | 2012-06-26 | Google Inc. | Memory circuit system and method |
US8213205B2 (en) | 2005-09-02 | 2012-07-03 | Google Inc. | Memory system including multiple memory stacks |
US8244971B2 (en) | 2006-07-31 | 2012-08-14 | Google Inc. | Memory circuit system and method |
US8280714B2 (en) | 2006-07-31 | 2012-10-02 | Google Inc. | Memory circuit simulation system and method with refresh capabilities |
US8327104B2 (en) | 2006-07-31 | 2012-12-04 | Google Inc. | Adjusting the timing of signals associated with a memory system |
US8335894B1 (en) | 2008-07-25 | 2012-12-18 | Google Inc. | Configurable memory system with interface circuit |
US8386722B1 (en) | 2008-06-23 | 2013-02-26 | Google Inc. | Stacked DIMM memory interface |
US8397013B1 (en) | 2006-10-05 | 2013-03-12 | Google Inc. | Hybrid memory module |
US8438328B2 (en) | 2008-02-21 | 2013-05-07 | Google Inc. | Emulation of abstracted DIMMs using abstracted DRAMs |
US8566516B2 (en) | 2006-07-31 | 2013-10-22 | Google Inc. | Refresh management of memory modules |
US8572320B1 (en) | 2009-01-23 | 2013-10-29 | Cypress Semiconductor Corporation | Memory devices and systems including cache devices for memory modules |
US8588017B2 (en) | 2010-10-20 | 2013-11-19 | Samsung Electronics Co., Ltd. | Memory circuits, systems, and modules for performing DRAM refresh operations and methods of operating the same |
US8796830B1 (en) | 2006-09-01 | 2014-08-05 | Google Inc. | Stackable low-profile lead frame package |
US8930647B1 (en) | 2011-04-06 | 2015-01-06 | P4tents1, LLC | Multiple class memory systems |
US8949519B2 (en) | 2005-06-24 | 2015-02-03 | Google Inc. | Simulating a memory circuit |
US9158546B1 (en) | 2011-04-06 | 2015-10-13 | P4tents1, LLC | Computer program product for fetching from a first physical memory between an execution of a plurality of threads associated with a second physical memory |
US9164679B2 (en) | 2011-04-06 | 2015-10-20 | Patents1, Llc | System, method and computer program product for multi-thread operation involving first memory of a first memory class and second memory of a second memory class |
US9170744B1 (en) | 2011-04-06 | 2015-10-27 | P4tents1, LLC | Computer program product for controlling a flash/DRAM/embedded DRAM-equipped system |
US9171585B2 (en) | 2005-06-24 | 2015-10-27 | Google Inc. | Configurable memory circuit system and method |
US9176671B1 (en) | 2011-04-06 | 2015-11-03 | P4tents1, LLC | Fetching data between thread execution in a flash/DRAM/embedded DRAM-equipped system |
US9417754B2 (en) | 2011-08-05 | 2016-08-16 | P4tents1, LLC | User interface system, method, and computer program product |
US9507739B2 (en) | 2005-06-24 | 2016-11-29 | Google Inc. | Configurable memory circuit system and method |
US9542353B2 (en) | 2006-02-09 | 2017-01-10 | Google Inc. | System and method for reducing command scheduling constraints of memory circuits |
US9632929B2 (en) | 2006-02-09 | 2017-04-25 | Google Inc. | Translating an address associated with a command communicated between a system and memory circuits |
US9716497B2 (en) | 2014-10-28 | 2017-07-25 | SK Hynix Inc. | Calibration circuit and calibration apparatus including the same |
US10013371B2 (en) | 2005-06-24 | 2018-07-03 | Google Llc | Configurable memory circuit system and method |
US10679722B2 (en) | 2016-08-26 | 2020-06-09 | Sandisk Technologies Llc | Storage system with several integrated components and method for use therewith |
US10860258B2 (en) | 2015-12-24 | 2020-12-08 | SK Hynix Inc. | Control circuit, memory device including the same, and method |
US11036396B2 (en) | 2016-04-19 | 2021-06-15 | SK Hynix Inc. | Media controller and data storage apparatus including the same |
US11082043B2 (en) | 2014-10-28 | 2021-08-03 | SK Hynix Inc. | Memory device |
USRE49496E1 (en) | 2015-07-30 | 2023-04-18 | SK Hynix Inc. | Semiconductor device |
US11755255B2 (en) | 2014-10-28 | 2023-09-12 | SK Hynix Inc. | Memory device comprising a plurality of memories sharing a resistance for impedance matching |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8272781B2 (en) * | 2006-08-01 | 2012-09-25 | Intel Corporation | Dynamic power control of a memory device thermal sensor |
US20080183916A1 (en) * | 2007-01-30 | 2008-07-31 | Mark David Bellows | Using Extreme Data Rate Memory Commands to Scrub and Refresh Double Data Rate Memory |
US8001434B1 (en) | 2008-04-14 | 2011-08-16 | Netlist, Inc. | Memory board with self-testing capability |
US8154901B1 (en) | 2008-04-14 | 2012-04-10 | Netlist, Inc. | Circuit providing load isolation and noise reduction |
US7934045B2 (en) * | 2009-06-09 | 2011-04-26 | International Business Machines Corporation | Redundant and fault tolerant control of an I/O enclosure by multiple hosts |
JP5585171B2 (en) * | 2010-03-31 | 2014-09-10 | 富士通株式会社 | Storage control device, storage system, and storage control method |
JP2012099189A (en) * | 2010-11-04 | 2012-05-24 | Elpida Memory Inc | Semiconductor device |
KR20170033643A (en) * | 2015-09-17 | 2017-03-27 | 에스케이하이닉스 주식회사 | Semiconductor system and operating method thereof |
US10452401B2 (en) * | 2017-03-20 | 2019-10-22 | Apple Inc. | Hints for shared store pipeline and multi-rate targets |
US10592121B2 (en) | 2017-09-14 | 2020-03-17 | Samsung Electronics Co., Ltd. | Quasi-synchronous protocol for large bandwidth memory systems |
US10572168B2 (en) | 2017-11-16 | 2020-02-25 | International Business Machines Corporation | DRAM bank activation management |
US11409436B2 (en) | 2018-08-08 | 2022-08-09 | Micron Technology, Inc. | Buffer management in memory systems for read and write requests |
US10782916B2 (en) | 2018-08-08 | 2020-09-22 | Micron Technology, Inc. | Proactive return of write credits in a memory system |
JP2023045884A (en) * | 2021-09-22 | 2023-04-03 | キオクシア株式会社 | memory system |
Citations (90)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4069452A (en) * | 1976-09-15 | 1978-01-17 | Dana Laboratories, Inc. | Apparatus for automatically detecting values of periodically time varying signals |
US4899107A (en) * | 1988-09-30 | 1990-02-06 | Micron Technology, Inc. | Discrete die burn-in for nonpackaged die |
US4912678A (en) * | 1987-09-26 | 1990-03-27 | Mitsubishi Denki Kabushiki Kaisha | Dynamic random access memory device with staggered refresh |
US5083266A (en) * | 1986-12-26 | 1992-01-21 | Kabushiki Kaisha Toshiba | Microcomputer which enters sleep mode for a predetermined period of time on response to an activity of an input/output device |
US5278796A (en) * | 1991-04-12 | 1994-01-11 | Micron Technology, Inc. | Temperature-dependent DRAM refresh circuit |
US5282177A (en) * | 1992-04-08 | 1994-01-25 | Micron Technology, Inc. | Multiple register block write method and circuit for video DRAMs |
US5384745A (en) * | 1992-04-27 | 1995-01-24 | Mitsubishi Denki Kabushiki Kaisha | Synchronous semiconductor memory device |
US5388265A (en) * | 1992-03-06 | 1995-02-07 | Intel Corporation | Method and apparatus for placing an integrated circuit chip in a reduced power consumption state |
US5483497A (en) * | 1993-08-24 | 1996-01-09 | Fujitsu Limited | Semiconductor memory having a plurality of banks usable in a plurality of bank configurations |
US5502333A (en) * | 1994-03-30 | 1996-03-26 | International Business Machines Corporation | Semiconductor stack structures and fabrication/sparing methods utilizing programmable spare circuit |
US5598376A (en) * | 1994-12-23 | 1997-01-28 | Micron Technology, Inc. | Distributed write data drivers for burst access memories |
US5604714A (en) * | 1995-11-30 | 1997-02-18 | Micron Technology, Inc. | DRAM having multiple column address strobe operation |
US5606710A (en) * | 1994-12-20 | 1997-02-25 | National Semiconductor Corporation | Multiple chip package processor having feed through paths on one die |
US5610864A (en) * | 1994-12-23 | 1997-03-11 | Micron Technology, Inc. | Burst EDO memory device with maximized write cycle timing |
US5706247A (en) * | 1994-12-23 | 1998-01-06 | Micron Technology, Inc. | Self-enabling pulse-trapping circuit |
US5717654A (en) * | 1995-02-10 | 1998-02-10 | Micron Technology, Inc. | Burst EDO memory device with maximized write cycle timing |
US5721859A (en) * | 1994-12-23 | 1998-02-24 | Micron Technology, Inc. | Counter control circuit in a burst memory |
US5724288A (en) * | 1995-08-30 | 1998-03-03 | Micron Technology, Inc. | Data communication for memory |
US5729504A (en) * | 1995-12-14 | 1998-03-17 | Micron Technology, Inc. | Continuous burst edo memory device |
US5729503A (en) * | 1994-12-23 | 1998-03-17 | Micron Technology, Inc. | Address transition detection on a synchronous design |
US5859792A (en) * | 1996-05-15 | 1999-01-12 | Micron Electronics, Inc. | Circuit for on-board programming of PRD serial EEPROMs |
US5860106A (en) * | 1995-07-13 | 1999-01-12 | Intel Corporation | Method and apparatus for dynamically adjusting power/performance characteristics of a memory subsystem |
US5870347A (en) * | 1997-03-11 | 1999-02-09 | Micron Technology, Inc. | Multi-bank memory input/output line selection |
US5870350A (en) * | 1997-05-21 | 1999-02-09 | International Business Machines Corporation | High performance, high bandwidth memory bus architecture utilizing SDRAMs |
US5872907A (en) * | 1991-12-16 | 1999-02-16 | International Business Machines Corporation | Fault tolerant design for identification of AC defects including variance of cycle time to maintain system operation |
US5875142A (en) * | 1997-06-17 | 1999-02-23 | Micron Technology, Inc. | Integrated circuit with temperature detector |
US5884088A (en) * | 1995-12-29 | 1999-03-16 | Intel Corporation | System, apparatus and method for managing power in a computer system |
US6014339A (en) * | 1997-04-03 | 2000-01-11 | Fujitsu Limited | Synchronous DRAM whose power consumption is minimized |
US6016282A (en) * | 1998-05-28 | 2000-01-18 | Micron Technology, Inc. | Clock vernier adjustment |
US6032214A (en) * | 1990-04-18 | 2000-02-29 | Rambus Inc. | Method of operating a synchronous memory device having a variable data output length |
US6034916A (en) * | 1997-11-18 | 2000-03-07 | Samsung Electronics Co., Ltd. | Data masking circuits and methods for integrated circuit memory devices, including data strobe signal synchronization |
US6038673A (en) * | 1998-11-03 | 2000-03-14 | Intel Corporation | Computer system with power management scheme for DRAM devices |
US6044032A (en) * | 1998-12-03 | 2000-03-28 | Micron Technology, Inc. | Addressing scheme for a double data rate SDRAM |
US6199151B1 (en) * | 1998-06-05 | 2001-03-06 | Intel Corporation | Apparatus and method for storing a device row indicator for use in a subsequent page-miss memory cycle |
US6208168B1 (en) * | 1997-06-27 | 2001-03-27 | Samsung Electronics Co., Ltd. | Output driver circuits having programmable pull-up and pull-down capability for driving variable loads |
US6336174B1 (en) * | 1999-08-09 | 2002-01-01 | Maxtor Corporation | Hardware assisted memory backup system and method |
US6338113B1 (en) * | 1998-06-10 | 2002-01-08 | Mitsubishi Denki Kabushiki Kaisha | Memory module system having multiple memory modules |
US6338108B1 (en) * | 1997-04-15 | 2002-01-08 | Nec Corporation | Coprocessor-integrated packet-type memory LSI, packet-type memory/coprocessor bus, and control method thereof |
US20020004897A1 (en) * | 2000-07-05 | 2002-01-10 | Min-Cheng Kao | Data processing apparatus for executing multiple instruction sets |
US20020015340A1 (en) * | 2000-07-03 | 2002-02-07 | Victor Batinovich | Method and apparatus for memory module circuit interconnection |
US20020019961A1 (en) * | 1998-08-28 | 2002-02-14 | Blodgett Greg A. | Device and method for repairing a semiconductor memory |
US6353561B1 (en) * | 1998-09-18 | 2002-03-05 | Fujitsu Limited | Semiconductor integrated circuit and method for controlling the same |
US6356105B1 (en) * | 2000-06-28 | 2002-03-12 | Intel Corporation | Impedance control system for a center tapped termination bus |
US6356500B1 (en) * | 2000-08-23 | 2002-03-12 | Micron Technology, Inc. | Reduced power DRAM device and method |
US6363031B2 (en) * | 1999-11-03 | 2002-03-26 | Cypress Semiconductor Corp. | Circuit, architecture and method for reducing power consumption in a synchronous integrated circuit |
US20020038405A1 (en) * | 1998-09-30 | 2002-03-28 | Michael W. Leddige | Method and apparatus for implementing multiple memory buses on a memory module |
US20030002262A1 (en) * | 2001-07-02 | 2003-01-02 | Martin Benisek | Electronic printed circuit board having a plurality of identically designed, housing-encapsulated semiconductor memories |
US6510097B2 (en) * | 2001-02-15 | 2003-01-21 | Oki Electric Industry Co., Ltd. | DRAM interface circuit providing continuous access across row boundaries |
US6510503B2 (en) * | 1998-07-27 | 2003-01-21 | Mosaid Technologies Incorporated | High bandwidth memory interface |
US20030021175A1 (en) * | 2001-07-27 | 2003-01-30 | Jong Tae Kwak | Low power type Rambus DRAM |
US20030026159A1 (en) * | 2001-07-31 | 2003-02-06 | Infineon Technologies North America Corp. | Fuse programmable I/O organization |
US6526473B1 (en) * | 1999-04-07 | 2003-02-25 | Samsung Electronics Co., Ltd. | Memory module system for controlling data input and output by connecting selected memory modules to a data line |
US6526471B1 (en) * | 1998-09-18 | 2003-02-25 | Digeo, Inc. | Method and apparatus for a high-speed memory subsystem |
US6526484B1 (en) * | 1998-11-16 | 2003-02-25 | Infineon Technologies Ag | Methods and apparatus for reordering of the memory requests to achieve higher average utilization of the command and data bus |
US20030041295A1 (en) * | 2001-08-24 | 2003-02-27 | Chien-Tzu Hou | Method of defects recovery and status display of dram |
US20030061458A1 (en) * | 2001-09-25 | 2003-03-27 | Wilcox Jeffrey R. | Memory control with lookahead power management |
US20030061459A1 (en) * | 2001-09-27 | 2003-03-27 | Nagi Aboulenein | Method and apparatus for memory access scheduling to reduce memory access latency |
US6674154B2 (en) * | 2001-03-01 | 2004-01-06 | Matsushita Electric Industrial Co., Ltd. | Lead frame with multiple rows of external terminals |
US6684292B2 (en) * | 2001-09-28 | 2004-01-27 | Hewlett-Packard Development Company, L.P. | Memory module resync |
US20040016994A1 (en) * | 2000-09-04 | 2004-01-29 | Siliconware Precision Industries Co., Ltd. | Semiconductor package and fabricating method thereof |
US20040034732A1 (en) * | 2002-08-15 | 2004-02-19 | Network Appliance, Inc. | Apparatus and method for placing memory into self-refresh state |
US20040034755A1 (en) * | 2002-08-16 | 2004-02-19 | Laberge Paul A. | Latency reduction using negative clock edge and read flags |
US6839290B2 (en) * | 2000-01-13 | 2005-01-04 | Intel Corporation | Method, apparatus, and system for high speed data transfer using source synchronous data strobe |
US6845055B1 (en) * | 2003-11-06 | 2005-01-18 | Fujitsu Limited | Semiconductor memory capable of transitioning from a power-down state in a synchronous mode to a standby state in an asynchronous mode without setting by a control register |
US6847582B2 (en) * | 2003-03-11 | 2005-01-25 | Micron Technology, Inc. | Low skew clock input buffer and method |
US20050021874A1 (en) * | 2003-07-25 | 2005-01-27 | Georgiou Christos J. | Single chip protocol converter |
US20050018495A1 (en) * | 2004-01-29 | 2005-01-27 | Netlist, Inc. | Arrangement of integrated circuits in a memory module |
US6850449B2 (en) * | 2002-10-11 | 2005-02-01 | Nec Electronics Corp. | Semiconductor memory device having mode storing one bit data in two memory cells and method of controlling same |
US20050028038A1 (en) * | 2003-07-30 | 2005-02-03 | Pomaranski Ken Gary | Persistent volatile memory fault tracking |
US20050044305A1 (en) * | 2003-07-08 | 2005-02-24 | Infineon Technologies Ag | Semiconductor memory module |
US20050044303A1 (en) * | 2000-01-05 | 2005-02-24 | Perego Richard E. | Memory system including an integrated circuit buffer device |
US6986118B2 (en) * | 2002-09-27 | 2006-01-10 | Infineon Technologies Ag | Method for controlling semiconductor chips and control apparatus |
US20060010339A1 (en) * | 2004-06-24 | 2006-01-12 | Klein Dean A | Memory system and method having selective ECC during low power refresh |
US6992950B2 (en) * | 1994-10-06 | 2006-01-31 | Mosaid Technologies Incorporated | Delay locked loop implementation in a synchronous dynamic random access memory |
US7003639B2 (en) * | 2000-07-19 | 2006-02-21 | Rambus Inc. | Memory controller with power management logic |
US20060041730A1 (en) * | 2004-08-19 | 2006-02-23 | Larson Douglas A | Memory command delay balancing in a daisy-chained memory topology |
US20060041711A1 (en) * | 2002-11-28 | 2006-02-23 | Renesas Technology Corporation | Memory module, memory system, and information device |
US20060039205A1 (en) * | 2004-08-23 | 2006-02-23 | Cornelius William P | Reducing the number of power and ground pins required to drive address signals to memory modules |
US7007095B2 (en) * | 2001-12-07 | 2006-02-28 | Redback Networks Inc. | Method and apparatus for unscheduled flow control in packet form |
US7007175B2 (en) * | 2001-04-02 | 2006-02-28 | Via Technologies, Inc. | Motherboard with reduced power consumption |
US20070005998A1 (en) * | 2005-06-30 | 2007-01-04 | Sandeep Jain | Various apparatuses and methods for reduced power states in system memory |
US20080002447A1 (en) * | 2006-06-29 | 2008-01-03 | Smart Modular Technologies, Inc. | Memory supermodule utilizing point to point serial data links |
US7317250B2 (en) * | 2004-09-30 | 2008-01-08 | Kingston Technology Corporation | High density memory card assembly |
US20080010435A1 (en) * | 2005-06-24 | 2008-01-10 | Michael John Sebastian Smith | Memory systems and memory modules |
US20080028135A1 (en) * | 2006-07-31 | 2008-01-31 | Metaram, Inc. | Multiple-component memory interface system and method |
US20080028137A1 (en) * | 2006-07-31 | 2008-01-31 | Schakel Keith R | Method and Apparatus For Refresh Management of Memory Modules |
US7474576B2 (en) * | 2006-07-24 | 2009-01-06 | Kingston Technology Corp. | Repairing Advanced-Memory Buffer (AMB) with redundant memory buffer for repairing DRAM on a fully-buffered memory-module |
US7480774B2 (en) * | 2003-04-01 | 2009-01-20 | International Business Machines Corporation | Method for performing a command cancel function in a DRAM |
US20090024789A1 (en) * | 2007-07-18 | 2009-01-22 | Suresh Natarajan Rajan | Memory circuit system and method |
US20090024790A1 (en) * | 2006-07-31 | 2009-01-22 | Suresh Natarajan Rajan | Memory circuit system and method |
Family Cites Families (587)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3800292A (en) | 1972-10-05 | 1974-03-26 | Honeywell Inf Systems | Variable masking for segmented memory |
IT1109655B (en) | 1978-06-28 | 1985-12-23 | Cselt Centro Studi Lab Telecom | SOLID STATE GROUND MEMORY ORGANIZED WITH SELF-CORRECTIVE BIT AND RECONFIGURABLE FOR A REGISTERED PROGRAM CONTROL SYSTEM |
JPS5847793B2 (en) | 1979-11-12 | 1983-10-25 | 富士通株式会社 | semiconductor storage device |
US4334307A (en) | 1979-12-28 | 1982-06-08 | Honeywell Information Systems Inc. | Data processing system with self testing and configuration mapping capability |
US4323965A (en) | 1980-01-08 | 1982-04-06 | Honeywell Information Systems Inc. | Sequential chip select decode apparatus and method |
US4646128A (en) * | 1980-09-16 | 1987-02-24 | Irvine Sensors Corporation | High-density electronic processing package--structure and fabrication |
US4525921A (en) | 1981-07-13 | 1985-07-02 | Irvine Sensors Corporation | High-density electronic processing package-structure and fabrication |
US4566082A (en) * | 1983-03-23 | 1986-01-21 | Tektronix, Inc. | Memory pack addressing system |
JPS59200327A (en) | 1983-04-26 | 1984-11-13 | Nec Corp | Control system of peripheral device |
US4592019A (en) | 1983-08-31 | 1986-05-27 | At&T Bell Laboratories | Bus oriented LIFO/FIFO memory |
US4698748A (en) | 1983-10-07 | 1987-10-06 | Essex Group, Inc. | Power-conserving control system for turning-off the power and the clocking for data transactions upon certain system inactivity |
US4780843A (en) | 1983-11-07 | 1988-10-25 | Motorola, Inc. | Wait mode power reduction system and method for data processor |
KR890004820B1 (en) | 1984-03-28 | 1989-11-27 | 인터내셔널 비지네스 머신즈 코포레이션 | Stacked double density memory module using industry standard memory chips |
US5072424A (en) | 1985-07-12 | 1991-12-10 | Anamartic Limited | Wafer-scale integrated circuit memory |
GB2180382B (en) | 1985-09-11 | 1989-11-22 | Pilkington Micro Electronics | Semi-conductor integrated circuits/systems |
JPS62121978U (en) | 1986-01-28 | 1987-08-03 | ||
US4794597A (en) | 1986-03-28 | 1988-12-27 | Mitsubishi Denki Kabushiki Kaisha | Memory device equipped with a RAS circuit |
US4710903A (en) | 1986-03-31 | 1987-12-01 | Wang Laboratories, Inc. | Pseudo-static memory subsystem |
US4862347A (en) | 1986-04-22 | 1989-08-29 | International Business Machine Corporation | System for simulating memory arrays in a logic simulation machine |
US4706166A (en) | 1986-04-25 | 1987-11-10 | Irvine Sensors Corporation | High-density electronic modules--process and product |
US4764846A (en) | 1987-01-05 | 1988-08-16 | Irvine Sensors Corporation | High density electronic package comprising stacked sub-modules |
US4922451A (en) | 1987-03-23 | 1990-05-01 | International Business Machines Corporation | Memory re-mapping in a microcomputer system |
US4888687A (en) | 1987-05-04 | 1989-12-19 | Prime Computer, Inc. | Memory control system |
KR970003915B1 (en) * | 1987-06-24 | 1997-03-22 | 미다 가쓰시게 | Semiconductor device and the use memory module |
US5025364A (en) | 1987-06-29 | 1991-06-18 | Hewlett-Packard Company | Microprocessor emulation system with memory mapping using variable definition and addressing of memory space |
JPH0329357Y2 (en) | 1987-07-22 | 1991-06-21 | ||
US4796232A (en) * | 1987-10-20 | 1989-01-03 | Contel Corporation | Dual port memory controller |
US4983533A (en) * | 1987-10-28 | 1991-01-08 | Irvine Sensors Corporation | High-density electronic modules - process and product |
US4887240A (en) | 1987-12-15 | 1989-12-12 | National Semiconductor Corporation | Staggered refresh for dram array |
JPH01171047A (en) | 1987-12-26 | 1989-07-06 | Fujitsu Ltd | Chip alternation controller for memory element |
US4807191A (en) * | 1988-01-04 | 1989-02-21 | Motorola, Inc. | Redundancy for a block-architecture memory |
US4937791A (en) | 1988-06-02 | 1990-06-26 | The California Institute Of Technology | High performance dynamic ram interface |
US5408190A (en) | 1991-06-04 | 1995-04-18 | Micron Technology, Inc. | Testing apparatus having substrate interconnect for discrete die burn-in for nonpackaged die |
US4956694A (en) | 1988-11-04 | 1990-09-11 | Dense-Pac Microsystems, Inc. | Integrated circuit chip stacking |
US5430681A (en) | 1989-05-08 | 1995-07-04 | Hitachi Maxell, Ltd. | Memory cartridge and its memory control method |
US5369749A (en) | 1989-05-17 | 1994-11-29 | Ibm Corporation | Method and apparatus for the direct transfer of information between application programs running on distinct processors without utilizing the services of one or both operating systems |
US5104820A (en) | 1989-07-07 | 1992-04-14 | Irvine Sensors Corporation | Method of fabricating electronic circuitry unit containing stacked IC layers having lead rerouting |
EP0407697A1 (en) | 1989-07-10 | 1991-01-16 | Seiko Epson Corporation | Memory apparatus |
US5907512A (en) | 1989-08-14 | 1999-05-25 | Micron Technology, Inc. | Mask write enablement for memory devices which permits selective masked enablement of plural segments |
US5453434A (en) | 1989-11-13 | 1995-09-26 | Allergan, Inc. | N-substituted derivatives of 3R,4R-ethyl-[(1-methyl-1H-imidazol-5-yl)methyl]-2-pyrrolidone |
JPH03276487A (en) | 1990-03-26 | 1991-12-06 | Hitachi Ltd | Semiconductor storage device |
JPH03286234A (en) | 1990-03-30 | 1991-12-17 | Matsushita Electric Ind Co Ltd | Memory control device |
US6324120B2 (en) | 1990-04-18 | 2001-11-27 | Rambus Inc. | Memory device having a variable data output length |
US6751696B2 (en) | 1990-04-18 | 2004-06-15 | Rambus Inc. | Memory device having a programmable register |
US5995443A (en) | 1990-04-18 | 1999-11-30 | Rambus Inc. | Synchronous memory device |
SG52794A1 (en) | 1990-04-26 | 1998-09-28 | Hitachi Ltd | Semiconductor device and method for manufacturing same |
US5396635A (en) | 1990-06-01 | 1995-03-07 | Vadem Corporation | Power conservation apparatus having multiple power reduction levels dependent upon the activity of the computer system |
US5252807A (en) | 1990-07-02 | 1993-10-12 | George Chizinsky | Heated plate rapid thermal processor |
US5544347A (en) | 1990-09-24 | 1996-08-06 | Emc Corporation | Data storage system controlled remote data mirroring with respectively maintained data indices |
JPH04230508A (en) * | 1990-10-29 | 1992-08-19 | Internatl Business Mach Corp <Ibm> | Apparatus and method for controlling electric power with page arrangment control |
US5257233A (en) | 1990-10-31 | 1993-10-26 | Micron Technology, Inc. | Low power memory module using restricted RAM activation |
US5193072A (en) | 1990-12-21 | 1993-03-09 | Vlsi Technology, Inc. | Hidden refresh of a dynamic random access memory |
JPH0511876A (en) | 1990-12-25 | 1993-01-22 | Mitsubishi Electric Corp | Digital circuit device |
JP2786752B2 (en) | 1991-04-26 | 1998-08-13 | 株式会社東芝 | Elevator platform notification device |
US5302891A (en) | 1991-06-04 | 1994-04-12 | Micron Technology, Inc. | Discrete die burn-in for non-packaged die |
EP0541288B1 (en) | 1991-11-05 | 1998-07-08 | Fu-Chieh Hsu | Circuit module redundacy architecture |
US5309324A (en) * | 1991-11-26 | 1994-05-03 | Herandez Jorge M | Device for interconnecting integrated circuit packages to circuit boards |
US5559990A (en) | 1992-02-14 | 1996-09-24 | Advanced Micro Devices, Inc. | Memories with burst mode access |
US5241266A (en) | 1992-04-10 | 1993-08-31 | Micron Technology, Inc. | Built-in test circuit connection for wafer level burnin and testing of individual dies |
JPH05298192A (en) | 1992-04-23 | 1993-11-12 | Mitsubishi Electric Corp | Information processor |
US5629876A (en) | 1992-07-10 | 1997-05-13 | Lsi Logic Corporation | Method and apparatus for interim in-situ testing of an electronic system with an inchoate ASIC |
JPH06194415A (en) | 1992-09-30 | 1994-07-15 | American Teleph & Telegr Co <Att> | Method and device for testing logic circuit |
US5519832A (en) | 1992-11-13 | 1996-05-21 | Digital Equipment Corporation | Method and apparatus for displaying module diagnostic results |
US5347428A (en) | 1992-12-03 | 1994-09-13 | Irvine Sensors Corporation | Module comprising IC memory stack dedicated to and structurally combined with an IC microprocessor chip |
US5644161A (en) | 1993-03-29 | 1997-07-01 | Staktek Corporation | Ultra-high density warp-resistant memory module |
DE69426695T2 (en) | 1993-04-23 | 2001-08-09 | Irvine Sensors Corp., Costa Mesa | ELECTRONIC MODULE WITH A STACK OF IC CHIPS |
US5392251A (en) * | 1993-07-13 | 1995-02-21 | Micron Semiconductor, Inc. | Controlling dynamic memory refresh cycle time |
JPH09504654A (en) | 1993-08-13 | 1997-05-06 | イルビン センサーズ コーポレーション | IC chip stack instead of single IC chip |
US5502667A (en) | 1993-09-13 | 1996-03-26 | International Business Machines Corporation | Integrated multichip memory module structure |
US5561622A (en) | 1993-09-13 | 1996-10-01 | International Business Machines Corporation | Integrated memory cube structure |
US5467455A (en) | 1993-11-03 | 1995-11-14 | Motorola, Inc. | Data processing system and method for performing dynamic bus termination |
IL107594A (en) * | 1993-11-12 | 1997-06-10 | Truphatek Int Ltd | Laryngoscope |
JP3315501B2 (en) | 1993-11-19 | 2002-08-19 | 株式会社日立製作所 | Semiconductor storage device |
US5677291A (en) | 1993-12-10 | 1997-10-14 | Hoechst Marion Roussel, Inc. | Method of lowering serum cholesterol levels with 2,6-di-alkyl-4-silyl-phenols |
US6295572B1 (en) | 1994-01-24 | 2001-09-25 | Advanced Micro Devices, Inc. | Integrated SCSI and ethernet controller on a PCI local bus |
US20010052062A1 (en) | 1994-03-01 | 2001-12-13 | G. Jack Lipovski | Parallel computer within dynamic random access memory |
US5834339A (en) | 1996-03-07 | 1998-11-10 | Tessera, Inc. | Methods for providing void-free layers for semiconductor assemblies |
US5448511A (en) | 1994-06-01 | 1995-09-05 | Storage Technology Corporation | Memory stack with an integrated interconnect and mounting structure |
US5696917A (en) | 1994-06-03 | 1997-12-09 | Intel Corporation | Method and apparatus for performing burst read operations in an asynchronous nonvolatile memory |
JP3304893B2 (en) | 1994-06-28 | 2002-07-22 | 日本電気株式会社 | Memory selection circuit and semiconductor memory device |
US5654204A (en) | 1994-07-20 | 1997-08-05 | Anderson; James C. | Die sorter |
US5530836A (en) | 1994-08-12 | 1996-06-25 | International Business Machines Corporation | Method and apparatus for multiple memory bank selection |
US5798961A (en) | 1994-08-23 | 1998-08-25 | Emc Corporation | Non-volatile memory module |
JPH0877097A (en) | 1994-09-08 | 1996-03-22 | Ricoh Co Ltd | Memory system |
US6047073A (en) | 1994-11-02 | 2000-04-04 | Advanced Micro Devices, Inc. | Digital wavetable audio synthesizer with delay-based effects processing |
JPH08278916A (en) | 1994-11-30 | 1996-10-22 | Hitachi Ltd | Multichannel memory system, transfer information synchronizing method, and signal transfer circuit |
US5513135A (en) * | 1994-12-02 | 1996-04-30 | International Business Machines Corporation | Synchronous memory packaged in single/dual in-line memory module and method of fabrication |
US6421754B1 (en) | 1994-12-22 | 2002-07-16 | Texas Instruments Incorporated | System management mode circuits, systems and methods |
US5675549A (en) | 1994-12-23 | 1997-10-07 | Micron Technology, Inc. | Burst EDO memory device address counter |
US5526320A (en) | 1994-12-23 | 1996-06-11 | Micron Technology Inc. | Burst EDO memory device |
US5682354A (en) | 1995-11-06 | 1997-10-28 | Micron Technology, Inc. | CAS recognition in burst extended data out DRAM |
US5668773A (en) | 1994-12-23 | 1997-09-16 | Micron Technology, Inc. | Synchronous burst extended data out DRAM |
US5652724A (en) | 1994-12-23 | 1997-07-29 | Micron Technology, Inc. | Burst EDO memory device having pipelined output buffer |
EP0809825A1 (en) | 1995-02-14 | 1997-12-03 | Vlsi Technology, Inc. | Method and apparatus for reducing power consumption in digital electronic circuits |
US5731945A (en) | 1995-02-22 | 1998-03-24 | International Business Machines Corporation | Multichip semiconductor structures with consolidated circuitry and programmable ESD protection for input/output nodes |
US5608262A (en) | 1995-02-24 | 1997-03-04 | Lucent Technologies Inc. | Packaging multi-chip modules without wire-bond interconnection |
US5737748A (en) | 1995-03-15 | 1998-04-07 | Texas Instruments Incorporated | Microprocessor unit having a first level write-through cache memory and a smaller second-level write-back cache memory |
US5901105A (en) | 1995-04-05 | 1999-05-04 | Ong; Adrian E | Dynamic random access memory having decoding circuitry for partial memory blocks |
US5692121A (en) | 1995-04-14 | 1997-11-25 | International Business Machines Corporation | Recovery unit for mirrored processors |
JP3607407B2 (en) | 1995-04-26 | 2005-01-05 | 株式会社日立製作所 | Semiconductor memory device |
US5850368A (en) | 1995-06-01 | 1998-12-15 | Micron Technology, Inc. | Burst EDO memory address counter |
US6053948A (en) | 1995-06-07 | 2000-04-25 | Synopsys, Inc. | Method and apparatus using a memory model |
US5819065A (en) | 1995-06-28 | 1998-10-06 | Quickturn Design Systems, Inc. | System and method for emulating memory |
US5752045A (en) | 1995-07-14 | 1998-05-12 | United Microelectronics Corporation | Power conservation in synchronous SRAM cache memory blocks of a computer system |
JP2701802B2 (en) | 1995-07-17 | 1998-01-21 | 日本電気株式会社 | Printed circuit board for bare chip mounting |
FR2737591B1 (en) | 1995-08-03 | 1997-10-17 | Sgs Thomson Microelectronics | DEVICE FOR ORGANIZING ACCESS TO A MEMORY BUS |
FR2737592B1 (en) | 1995-08-03 | 1997-10-17 | Sgs Thomson Microelectronics | HDLC CIRCUIT WITH SHARED INTERNAL BUS |
US5924111A (en) | 1995-10-17 | 1999-07-13 | Huang; Chu-Kai | Method and system for interleaving data in multiple memory bank partitions |
US6035369A (en) | 1995-10-19 | 2000-03-07 | Rambus Inc. | Method and apparatus for providing a memory with write enable information |
US5748914A (en) | 1995-10-19 | 1998-05-05 | Rambus, Inc. | Protocol for communication with dynamic memory |
US5590071A (en) | 1995-11-16 | 1996-12-31 | International Business Machines Corporation | Method and apparatus for emulating a high capacity DRAM |
KR970051229A (en) | 1995-12-22 | 1997-07-29 | 김광호 | Semiconductor memory device using asynchronous generation signal |
US5966724A (en) | 1996-01-11 | 1999-10-12 | Micron Technology, Inc. | Synchronous memory device with dual page and burst mode operations |
US5627791A (en) | 1996-02-16 | 1997-05-06 | Micron Technology, Inc. | Multiple bank memory with auto refresh to specified bank |
US5680342A (en) | 1996-04-10 | 1997-10-21 | International Business Machines Corporation | Memory module package with address bus buffering |
US6001671A (en) | 1996-04-18 | 1999-12-14 | Tessera, Inc. | Methods for manufacturing a semiconductor package having a sacrificial layer |
US5781766A (en) | 1996-05-13 | 1998-07-14 | National Semiconductor Corporation | Programmable compensating device to optimize performance in a DRAM controller chipset |
US5748547A (en) | 1996-05-24 | 1998-05-05 | Shau; Jeng-Jye | High performance semiconductor memory devices having multiple dimension bit lines |
US5802395A (en) | 1996-07-08 | 1998-09-01 | International Business Machines Corporation | High density memory modules with improved data bus performance |
JP3761635B2 (en) | 1996-07-12 | 2006-03-29 | 株式会社ダックス | Memory board, memory access method, and memory access device |
US5991850A (en) | 1996-08-15 | 1999-11-23 | Micron Technology, Inc. | Synchronous DRAM modules including multiple clock out signals for increasing processing speed |
US5761703A (en) | 1996-08-16 | 1998-06-02 | Unisys Corporation | Apparatus and method for dynamic memory refresh |
US5760478A (en) | 1996-08-20 | 1998-06-02 | International Business Machines Corporation | Clock skew minimization system and method for integrated circuits |
US5838165A (en) | 1996-08-21 | 1998-11-17 | Chatter; Mukesh | High performance self modifying on-the-fly alterable logic FPGA, architecture and method |
US5787457A (en) | 1996-10-18 | 1998-07-28 | International Business Machines Corporation | Cached synchronous DRAM architecture allowing concurrent DRAM operations |
US5917758A (en) | 1996-11-04 | 1999-06-29 | Micron Technology, Inc. | Adjustable output driver circuit |
US5949254A (en) | 1996-11-26 | 1999-09-07 | Micron Technology, Inc. | Adjustable output driver circuit |
US5923611A (en) | 1996-12-20 | 1999-07-13 | Micron Technology, Inc. | Memory having a plurality of external clock signal inputs |
US6279069B1 (en) | 1996-12-26 | 2001-08-21 | Intel Corporation | Interface for flash EEPROM memory arrays |
KR100231605B1 (en) | 1996-12-31 | 1999-11-15 | 김영환 | Apparatus of reduced power consumption for semiconductor memory device |
US5838177A (en) | 1997-01-06 | 1998-11-17 | Micron Technology, Inc. | Adjustable output driver circuit having parallel pull-up and pull-down elements |
US6429029B1 (en) | 1997-01-15 | 2002-08-06 | Formfactor, Inc. | Concurrent design and subsequent partitioning of product and test die |
US6708144B1 (en) | 1997-01-27 | 2004-03-16 | Unisys Corporation | Spreadsheet driven I/O buffer synthesis process |
US5929650A (en) | 1997-02-04 | 1999-07-27 | Motorola, Inc. | Method and apparatus for performing operative testing on an integrated circuit |
US5953263A (en) | 1997-02-10 | 1999-09-14 | Rambus Inc. | Synchronous memory device having a programmable register and method of controlling same |
JPH10247388A (en) | 1997-03-05 | 1998-09-14 | Toshiba Corp | Storage device |
KR100268429B1 (en) | 1997-03-18 | 2000-11-01 | 윤종용 | Synchronous memory device |
WO1998043168A1 (en) | 1997-03-21 | 1998-10-01 | International Business Machines Corporation | Address mapping for system memory |
KR100253282B1 (en) | 1997-04-01 | 2000-05-01 | 김영환 | Auto power down circuit of memory device |
JP2964983B2 (en) | 1997-04-02 | 1999-10-18 | 日本電気株式会社 | Three-dimensional memory module and semiconductor device using the same |
US5915167A (en) | 1997-04-04 | 1999-06-22 | Elm Technology Corporation | Three dimensional structure memory |
US5913072A (en) | 1997-04-08 | 1999-06-15 | Wieringa; Fred | Image processing system in which image processing programs stored in a personal computer are selectively executed through user interface of a scanner |
US5903500A (en) | 1997-04-11 | 1999-05-11 | Intel Corporation | 1.8 volt output buffer on flash memories |
US5818788A (en) | 1997-05-30 | 1998-10-06 | Nec Corporation | Circuit technique for logic integrated DRAM with SIMD architecture and a method for controlling low-power, high-speed and highly reliable operation |
US6181640B1 (en) * | 1997-06-24 | 2001-01-30 | Hyundai Electronics Industries Co., Ltd. | Control circuit for semiconductor memory device |
JP2006236388A (en) | 1997-06-27 | 2006-09-07 | Renesas Technology Corp | Memory module and data processing system |
WO1999000734A1 (en) | 1997-06-27 | 1999-01-07 | Hitachi, Ltd. | Memory module and data processing system |
US5953284A (en) * | 1997-07-09 | 1999-09-14 | Micron Technology, Inc. | Method and apparatus for adaptively adjusting the timing of a clock signal used to latch digital signals, and memory device using same |
US5995424A (en) | 1997-07-16 | 1999-11-30 | Tanisys Technology, Inc. | Synchronous memory test system |
US6073223A (en) | 1997-07-21 | 2000-06-06 | Hewlett-Packard Company | Memory controller and method for intermittently activating and idling a clock signal for a synchronous memory |
JP3790021B2 (en) | 1997-08-13 | 2006-06-28 | 株式会社東芝 | Semiconductor memory device |
US6134638A (en) | 1997-08-13 | 2000-10-17 | Compaq Computer Corporation | Memory controller supporting DRAM circuits with different operating speeds |
US5963429A (en) | 1997-08-20 | 1999-10-05 | Sulzer Intermedics Inc. | Printed circuit substrate with cavities for encapsulating integrated circuits |
JP3092557B2 (en) | 1997-09-16 | 2000-09-25 | 日本電気株式会社 | Semiconductor storage device |
WO1999019874A1 (en) | 1997-10-10 | 1999-04-22 | Rambus Incorporated | Power control system for synchronous memory device |
US6075730A (en) | 1997-10-10 | 2000-06-13 | Rambus Incorporated | High performance cost optimized memory with delayed memory writes |
WO1999019879A1 (en) | 1997-10-10 | 1999-04-22 | Rambus Incorporated | Dram core refresh with reduced spike current |
US6226709B1 (en) | 1997-10-24 | 2001-05-01 | Compaq Computer Corporation | Memory refresh control system |
US5953215A (en) | 1997-12-01 | 1999-09-14 | Karabatsos; Chris | Apparatus and method for improving computer memory speed and capacity |
US5835435A (en) | 1997-12-02 | 1998-11-10 | Intel Corporation | Method and apparatus for dynamically placing portions of a memory in a reduced power consumtion state |
US20040236877A1 (en) | 1997-12-17 | 2004-11-25 | Lee A. Burton | Switch/network adapter port incorporating shared memory resources selectively accessible by a direct execution logic element and one or more dense logic devices in a fully buffered dual in-line memory module format (FB-DIMM) |
US5956233A (en) | 1997-12-19 | 1999-09-21 | Texas Instruments Incorporated | High density single inline memory module |
US6058451A (en) | 1997-12-22 | 2000-05-02 | Emc Corporation | Method and apparatus for refreshing a non-clocked memory |
US6343019B1 (en) * | 1997-12-22 | 2002-01-29 | Micron Technology, Inc. | Apparatus and method of stacking die on a substrate |
US6298426B1 (en) | 1997-12-31 | 2001-10-02 | Intel Corporation | Controller configurable for use with multiple memory organizations |
JP3335898B2 (en) | 1998-01-08 | 2002-10-21 | 株式会社東芝 | Private branch exchange system and its private branch exchange. |
US6222739B1 (en) | 1998-01-20 | 2001-04-24 | Viking Components | High-density computer module with stacked parallel-plane packaging |
US6742098B1 (en) | 2000-10-03 | 2004-05-25 | Intel Corporation | Dual-port buffer-to-memory interface |
US6968419B1 (en) | 1998-02-13 | 2005-11-22 | Intel Corporation | Memory module having a memory module controller controlling memory transactions for a plurality of memory devices |
US7024518B2 (en) | 1998-02-13 | 2006-04-04 | Intel Corporation | Dual-port buffer-to-memory interface |
US6970968B1 (en) | 1998-02-13 | 2005-11-29 | Intel Corporation | Memory module controller for providing an interface between a system memory controller and a plurality of memory devices on a memory module |
US5963464A (en) | 1998-02-26 | 1999-10-05 | International Business Machines Corporation | Stackable memory card |
JP3490887B2 (en) | 1998-03-05 | 2004-01-26 | シャープ株式会社 | Synchronous semiconductor memory device |
US6154821A (en) | 1998-03-10 | 2000-11-28 | Rambus Inc. | Method and apparatus for initializing dynamic random access memory (DRAM) devices by levelizing a read domain |
JP3285815B2 (en) | 1998-03-12 | 2002-05-27 | 松下電器産業株式会社 | Lead frame, resin-encapsulated semiconductor device and method of manufacturing the same |
US6233650B1 (en) | 1998-04-01 | 2001-05-15 | Intel Corporation | Using FET switches for large memory arrays |
JP4017248B2 (en) | 1998-04-10 | 2007-12-05 | 株式会社日立製作所 | Semiconductor device |
US6512392B2 (en) | 1998-04-17 | 2003-01-28 | International Business Machines Corporation | Method for testing semiconductor devices |
US6173382B1 (en) | 1998-04-28 | 2001-01-09 | International Business Machines Corporation | Dynamic configuration of memory module using modified presence detect data |
US6226730B1 (en) | 1998-06-05 | 2001-05-01 | Intel Corporation | Achieving page hit memory cycles on a virtual address reference |
JP3109479B2 (en) | 1998-06-12 | 2000-11-13 | 日本電気株式会社 | Heat radiator and memory module equipped with heat radiator |
US6557071B2 (en) | 1998-06-22 | 2003-04-29 | Intel Corporation | Memory system including a memory controller having a data strobe generator and method for accesing a memory using a data storage |
US5978304A (en) | 1998-06-30 | 1999-11-02 | Lsi Logic Corporation | Hierarchical, adaptable-configuration dynamic random access memory |
US6260127B1 (en) * | 1998-07-13 | 2001-07-10 | Compaq Computer Corporation | Method and apparatus for supporting heterogeneous memory in computer systems |
US6125072A (en) | 1998-07-21 | 2000-09-26 | Seagate Technology, Inc. | Method and apparatus for contiguously addressing a memory system having vertically expanded multiple memory arrays |
US6154370A (en) | 1998-07-21 | 2000-11-28 | Lucent Technologies Inc. | Recessed flip-chip package |
US6029250A (en) * | 1998-09-09 | 2000-02-22 | Micron Technology, Inc. | Method and apparatus for adaptively adjusting the timing offset between a clock signal and digital signals transmitted coincident with that clock signal, and memory device and system using same |
US6618267B1 (en) | 1998-09-22 | 2003-09-09 | International Business Machines Corporation | Multi-level electronic package and method for making same |
US6668242B1 (en) | 1998-09-25 | 2003-12-23 | Infineon Technologies North America Corp. | Emulator chip package that plugs directly into the target system |
US6438670B1 (en) | 1998-10-02 | 2002-08-20 | International Business Machines Corporation | Memory controller with programmable delay counter for tuning performance based on timing parameter of controlled memory storage device |
US6108795A (en) | 1998-10-30 | 2000-08-22 | Micron Technology, Inc. | Method for aligning clock and data signals received from a RAM |
US6101612A (en) | 1998-10-30 | 2000-08-08 | Micron Technology, Inc. | Apparatus for aligning clock and data signals received from a RAM |
US6480929B1 (en) | 1998-10-31 | 2002-11-12 | Advanced Micro Devices Inc. | Pseudo-concurrency between a volatile memory and a non-volatile memory on a same data bus |
US6442698B2 (en) | 1998-11-04 | 2002-08-27 | Intel Corporation | Method and apparatus for power management in a memory subsystem |
US6392304B1 (en) | 1998-11-12 | 2002-05-21 | United Memories, Inc. | Multi-chip memory apparatus and associated method |
JP3549751B2 (en) | 1998-11-30 | 2004-08-04 | 富士通株式会社 | Semiconductor integrated circuit device |
KR100355226B1 (en) | 1999-01-12 | 2002-10-11 | 삼성전자 주식회사 | DRAM performable selectively self-refresh operation for memory bank |
US6324071B2 (en) | 1999-01-14 | 2001-11-27 | Micron Technology, Inc. | Stacked printed circuit board memory module |
US6442666B1 (en) | 1999-01-28 | 2002-08-27 | Infineon Technologies Ag | Techniques for improving memory access in a virtual memory system |
US6657634B1 (en) | 1999-02-25 | 2003-12-02 | Ati International Srl | Dynamic graphics and/or video memory power reducing circuit and method |
US6178133B1 (en) | 1999-03-01 | 2001-01-23 | Micron Technology, Inc. | Method and system for accessing rows in multiple memory banks within an integrated circuit |
KR100304705B1 (en) | 1999-03-03 | 2001-10-29 | 윤종용 | SDRAM having posted CAS latency and CAS latency control method therefor |
WO2000052889A1 (en) | 1999-03-05 | 2000-09-08 | Allayer Technologies Corporation | Packet switching fabric having a segmented ring with token based resource control protocol and output queuing control |
US6389514B1 (en) * | 1999-03-25 | 2002-05-14 | Hewlett-Packard Company | Method and computer system for speculatively closing pages in memory |
US6625692B1 (en) | 1999-04-14 | 2003-09-23 | Micron Technology, Inc. | Integrated semiconductor memory chip with presence detect data capability |
US6327664B1 (en) | 1999-04-30 | 2001-12-04 | International Business Machines Corporation | Power management on a memory card having a signal processing element |
US6341347B1 (en) | 1999-05-11 | 2002-01-22 | Sun Microsystems, Inc. | Thread switch logic in a multiple-thread processor |
US6414868B1 (en) | 1999-06-07 | 2002-07-02 | Sun Microsystems, Inc. | Memory expansion module including multiple memory banks and a bank control circuit |
JP3420120B2 (en) | 1999-06-29 | 2003-06-23 | 日本電気株式会社 | Synchronous semiconductor memory system |
US6453402B1 (en) | 1999-07-13 | 2002-09-17 | Micron Technology, Inc. | Method for synchronizing strobe and data signals from a RAM |
US6111812A (en) | 1999-07-23 | 2000-08-29 | Micron Technology, Inc. | Method and apparatus for adjusting control signal timing in a memory device |
US7243185B2 (en) | 2004-04-05 | 2007-07-10 | Super Talent Electronics, Inc. | Flash memory system with a high-speed flash controller |
JP2001052479A (en) | 1999-08-06 | 2001-02-23 | Mitsubishi Electric Corp | Memory device |
US6307769B1 (en) | 1999-09-02 | 2001-10-23 | Micron Technology, Inc. | Semiconductor devices having mirrored terminal arrangements, devices including same, and methods of testing such semiconductor devices |
US6572387B2 (en) | 1999-09-24 | 2003-06-03 | Staktek Group, L.P. | Flexible circuit connector for stacked chip module |
KR100344927B1 (en) | 1999-09-27 | 2002-07-19 | 삼성전자 주식회사 | Stack package and method for manufacturing the same |
US6473831B1 (en) | 1999-10-01 | 2002-10-29 | Avido Systems Corporation | Method and system for providing universal memory bus and module |
US6683372B1 (en) * | 1999-11-18 | 2004-01-27 | Sun Microsystems, Inc. | Memory expansion module with stacked memory packages and a serial storage unit |
TW451193B (en) | 1999-11-30 | 2001-08-21 | Via Tech Inc | A method to determine the timing setting value of dynamic random access memory |
KR100336573B1 (en) | 1999-11-30 | 2002-05-16 | 박종섭 | Rambus DRAM |
US6317381B1 (en) | 1999-12-07 | 2001-11-13 | Micron Technology, Inc. | Method and system for adaptively adjusting control signal timing in a memory device |
US6457095B1 (en) | 1999-12-13 | 2002-09-24 | Intel Corporation | Method and apparatus for synchronizing dynamic random access memory exiting from a low power state |
KR100421774B1 (en) | 1999-12-16 | 2004-03-10 | 앰코 테크놀로지 코리아 주식회사 | semiconductor package and its manufacturing method |
GB2357602A (en) | 1999-12-22 | 2001-06-27 | Nokia Mobile Phones Ltd | Memory controller for a memory array comprising different memory types |
US6274395B1 (en) | 1999-12-23 | 2001-08-14 | Lsi Logic Corporation | Method and apparatus for maintaining test data during fabrication of a semiconductor wafer |
US6502161B1 (en) | 2000-01-05 | 2002-12-31 | Rambus Inc. | Memory system including a point-to-point linked memory subsystem |
US7404032B2 (en) | 2000-01-05 | 2008-07-22 | Rambus Inc. | Configurable width buffered module having switch elements |
US7363422B2 (en) | 2000-01-05 | 2008-04-22 | Rambus Inc. | Configurable width buffered module |
US7356639B2 (en) | 2000-01-05 | 2008-04-08 | Rambus Inc. | Configurable width buffered module having a bypass circuit |
US6766469B2 (en) | 2000-01-25 | 2004-07-20 | Hewlett-Packard Development Company, L.P. | Hot-replace of memory |
JP3940539B2 (en) | 2000-02-03 | 2007-07-04 | 株式会社日立製作所 | Semiconductor integrated circuit |
JP4569913B2 (en) | 2000-03-10 | 2010-10-27 | エルピーダメモリ株式会社 | Memory module |
JP3745185B2 (en) | 2000-03-13 | 2006-02-15 | 沖電気工業株式会社 | Dynamic random access memory |
US6731009B1 (en) | 2000-03-20 | 2004-05-04 | Cypress Semiconductor Corporation | Multi-die assembly |
US6826104B2 (en) | 2000-03-24 | 2004-11-30 | Kabushiki Kaisha Toshiba | Synchronous semiconductor memory |
US6522018B1 (en) | 2000-05-16 | 2003-02-18 | Micron Technology, Inc. | Ball grid array chip packages having improved testing and stacking characteristics |
US6466491B2 (en) | 2000-05-19 | 2002-10-15 | Fujitsu Limited | Memory system and memory controller with reliable data latch operation |
US7247932B1 (en) | 2000-05-19 | 2007-07-24 | Megica Corporation | Chip package with capacitor |
TWI228259B (en) | 2000-05-22 | 2005-02-21 | Samsung Electronics Co Ltd | Method and circuit for inputting and outputting data, and system using semiconductor memory device including the same |
US6434660B1 (en) | 2000-05-23 | 2002-08-13 | Centennial Technologies, Inc. | Emulating one tape protocol of flash memory to a different type protocol of flash memory |
GB0012420D0 (en) | 2000-05-24 | 2000-07-12 | Ibm | Microcard interposer |
JP2001338489A (en) | 2000-05-24 | 2001-12-07 | Mitsubishi Electric Corp | Semiconductor device |
US6480845B1 (en) | 2000-06-14 | 2002-11-12 | Bull Hn Information Systems Inc. | Method and data processing system for emulating virtual memory working spaces |
DE10030994A1 (en) | 2000-06-30 | 2002-01-17 | Infineon Technologies Ag | Semiconductor chip |
JP4345204B2 (en) | 2000-07-04 | 2009-10-14 | エルピーダメモリ株式会社 | Semiconductor memory device |
JP3902909B2 (en) | 2000-07-19 | 2007-04-11 | 沖電気工業株式会社 | Low power consumption dynamic random access memory |
FR2812417A1 (en) | 2000-07-27 | 2002-02-01 | St Microelectronics Sa | DSP PROCESSOR WITH PARALLEL ARCHITECTURE |
US6445591B1 (en) | 2000-08-10 | 2002-09-03 | Nortel Networks Limited | Multilayer circuit board |
US6757751B1 (en) | 2000-08-11 | 2004-06-29 | Harrison Gene | High-speed, multiple-bank, stacked, and PCB-mounted memory module |
US6711043B2 (en) | 2000-08-14 | 2004-03-23 | Matrix Semiconductor, Inc. | Three-dimensional memory cache system |
JP4497683B2 (en) | 2000-09-11 | 2010-07-07 | ローム株式会社 | Integrated circuit device |
JP2002093164A (en) | 2000-09-12 | 2002-03-29 | Seiko Epson Corp | Semiconductor device, its refreshing method, memory system, and electronic equipment |
US6487102B1 (en) | 2000-09-18 | 2002-11-26 | Intel Corporation | Memory module having buffer for isolating stacked memory devices |
KR100360408B1 (en) | 2000-09-16 | 2002-11-13 | 삼성전자 주식회사 | Semiconductor memory device having data masking pin for outputting the same signal as data strobe signal during read operation and memory system including the same |
US6553450B1 (en) | 2000-09-18 | 2003-04-22 | Intel Corporation | Buffer to multiply memory interface |
US6820163B1 (en) | 2000-09-18 | 2004-11-16 | Intel Corporation | Buffering data transfer between a chipset and memory modules |
US6317352B1 (en) | 2000-09-18 | 2001-11-13 | Intel Corporation | Apparatus for implementing a buffered daisy chain connection between a memory controller and memory modules |
US6862653B1 (en) | 2000-09-18 | 2005-03-01 | Intel Corporation | System and method for controlling data flow direction in a memory system |
US6492726B1 (en) | 2000-09-22 | 2002-12-10 | Chartered Semiconductor Manufacturing Ltd. | Chip scale packaging with multi-layer flip chip arrangement and ball grid array interconnection |
US6618791B1 (en) | 2000-09-29 | 2003-09-09 | Intel Corporation | System and method for controlling power states of a memory device via detection of a chip select signal |
US6697888B1 (en) | 2000-09-29 | 2004-02-24 | Intel Corporation | Buffering and interleaving data transfer between a chipset and memory modules |
US6349050B1 (en) | 2000-10-10 | 2002-02-19 | Rambus, Inc. | Methods and systems for reducing heat flux in memory systems |
US6658530B1 (en) | 2000-10-12 | 2003-12-02 | Sun Microsystems, Inc. | High-performance memory module |
KR100402391B1 (en) | 2000-10-26 | 2003-10-22 | 삼성전자주식회사 | Memory card system |
JP2002151648A (en) * | 2000-11-07 | 2002-05-24 | Mitsubishi Electric Corp | Semiconductor module |
JP2002157883A (en) | 2000-11-20 | 2002-05-31 | Fujitsu Ltd | Synchronous semiconductor device and latch method for input signal in synchronous semiconductor device |
US6590827B2 (en) | 2000-11-21 | 2003-07-08 | Via Technologies, Inc. | Clock device for supporting multiplicity of memory module types |
KR100374641B1 (en) | 2000-11-24 | 2003-03-04 | 삼성전자주식회사 | Semiconductor memory device including control circuit for reducing power consumption of delay locked loop in standby mode and power down control method therefore |
US6434033B1 (en) | 2000-11-30 | 2002-08-13 | Pien Chien | DRAM module and method of using SRAM to replace damaged DRAM cell |
US6954463B1 (en) | 2000-12-11 | 2005-10-11 | Cisco Technology, Inc. | Distributed packet processing architecture for network access servers |
US6898683B2 (en) | 2000-12-19 | 2005-05-24 | Fujitsu Limited | Clock synchronized dynamic memory and clock synchronized integrated circuit |
US6785767B2 (en) | 2000-12-26 | 2004-08-31 | Intel Corporation | Hybrid mass storage system and method with two different types of storage medium |
US20020089831A1 (en) | 2001-01-09 | 2002-07-11 | Forthun John A. | Module with one side stacked memory |
EP1466326A2 (en) | 2001-01-17 | 2004-10-13 | Honeywell International Inc. | Enhanced memory module architecture |
JP4817510B2 (en) | 2001-02-23 | 2011-11-16 | キヤノン株式会社 | Memory controller and memory control device |
JP3436253B2 (en) | 2001-03-01 | 2003-08-11 | 松下電器産業株式会社 | Resin-sealed semiconductor device and method of manufacturing the same |
US6631456B2 (en) | 2001-03-06 | 2003-10-07 | Lance Leighnor | Hypercache RAM based disk emulation and method |
DE10116861A1 (en) | 2001-04-04 | 2002-10-31 | Infineon Technologies Ag | Program controlled unit |
DE10116914B4 (en) | 2001-04-05 | 2005-08-04 | Infineon Technologies Ag | Circuit arrangement with a memory field |
JP4212257B2 (en) | 2001-04-26 | 2009-01-21 | 株式会社東芝 | Semiconductor integrated circuit |
US6560158B2 (en) | 2001-04-27 | 2003-05-06 | Samsung Electronics Co., Ltd. | Power down voltage control method and apparatus |
US6978352B2 (en) | 2001-05-03 | 2005-12-20 | Hewlett-Packard Development Company, L.P. | Memory controller emulator for controlling memory devices in a memory system |
US6590822B2 (en) | 2001-05-07 | 2003-07-08 | Samsung Electronics Co., Ltd. | System and method for performing partial array self-refresh operation in a semiconductor memory device |
SG103832A1 (en) | 2001-05-08 | 2004-05-26 | Micron Technology Inc | Interposer, packages including the interposer, and methods |
US6779075B2 (en) | 2001-05-15 | 2004-08-17 | Leadtek Research Inc. | DDR and QDR converter and interface card, motherboard and memory module interface using the same |
SG95651A1 (en) | 2001-05-21 | 2003-04-23 | Micron Technology Inc | Method for encapsulating intermediate conductive elements connecting a semiconductor die to a substrate and semiconductor devices so packaged |
JP2002353398A (en) | 2001-05-25 | 2002-12-06 | Nec Kyushu Ltd | Semiconductor device |
JP2002358231A (en) | 2001-05-31 | 2002-12-13 | Fujitsu Ltd | Memory control system |
JP2002367369A (en) | 2001-06-05 | 2002-12-20 | Nec Corp | Semiconductor memory |
US6964005B2 (en) | 2001-06-08 | 2005-11-08 | Broadcom Corporation | System and method for interleaving data in a communication device |
JP4049297B2 (en) | 2001-06-11 | 2008-02-20 | 株式会社ルネサステクノロジ | Semiconductor memory device |
US6914786B1 (en) | 2001-06-14 | 2005-07-05 | Lsi Logic Corporation | Converter device |
US6801989B2 (en) | 2001-06-28 | 2004-10-05 | Micron Technology, Inc. | Method and system for adjusting the timing offset between a clock signal and respective digital signals transmitted along with that clock signal, and memory device and computer system using same |
US6535387B2 (en) * | 2001-06-28 | 2003-03-18 | Intel Corporation | Heat transfer apparatus |
US6563337B2 (en) | 2001-06-28 | 2003-05-13 | Intel Corporation | Driver impedance control mechanism |
US6438057B1 (en) | 2001-07-06 | 2002-08-20 | Infineon Technologies Ag | DRAM refresh timing adjustment device, system and method |
US6731527B2 (en) | 2001-07-11 | 2004-05-04 | Micron Technology, Inc. | Architecture for a semiconductor memory device for minimizing interference and cross-coupling between control signal lines and power lines |
US6912778B2 (en) | 2001-07-19 | 2005-07-05 | Micron Technology, Inc. | Methods of fabricating full-wafer silicon probe cards for burn-in and testing of semiconductor devices |
KR100389928B1 (en) * | 2001-07-20 | 2003-07-04 | 삼성전자주식회사 | Semiconductor memory system for controlling active termination |
JP2003045179A (en) * | 2001-08-01 | 2003-02-14 | Mitsubishi Electric Corp | Semiconductor device and semiconductor memory module using the same |
US6476476B1 (en) | 2001-08-16 | 2002-11-05 | Amkor Technology, Inc. | Integrated circuit package including pin and barrel interconnects |
SG111919A1 (en) | 2001-08-29 | 2005-06-29 | Micron Technology Inc | Packaged microelectronic devices and methods of forming same |
TW533413B (en) | 2001-10-11 | 2003-05-21 | Cascade Semiconductor Corp | Asynchronous hidden refresh of semiconductor memory |
US6754132B2 (en) | 2001-10-19 | 2004-06-22 | Samsung Electronics Co., Ltd. | Devices and methods for controlling active termination resistors in a memory system |
US7209996B2 (en) | 2001-10-22 | 2007-04-24 | Sun Microsystems, Inc. | Multi-core multi-thread processor |
WO2003036850A1 (en) | 2001-10-22 | 2003-05-01 | Rambus Inc. | Phase adjustment apparatus and method for a memory device signaling system |
KR100393232B1 (en) | 2001-10-23 | 2003-07-31 | 삼성전자주식회사 | Semiconductor memory device capable of implementing first or second memory architecture and memory system using the same |
US6665227B2 (en) | 2001-10-24 | 2003-12-16 | Hewlett-Packard Development Company, L.P. | Method and apparatus for reducing average power in RAMs by dynamically changing the bias on PFETs contained in memory cells |
US7026708B2 (en) | 2001-10-26 | 2006-04-11 | Staktek Group L.P. | Low profile chip scale stacking system and method |
JP3883126B2 (en) | 2001-10-26 | 2007-02-21 | 富士通株式会社 | Semiconductor integrated circuit device, electronic device incorporating the same, and power consumption reduction method |
US7053478B2 (en) | 2001-10-26 | 2006-05-30 | Staktek Group L.P. | Pitch change and chip scale stacking system |
JP2003141204A (en) | 2001-10-30 | 2003-05-16 | Oki Electric Ind Co Ltd | Method and device for generating logical simulation model, recording medium and program |
US6950910B2 (en) | 2001-11-08 | 2005-09-27 | Freescale Semiconductor, Inc. | Mobile wireless communication device architectures and methods therefor |
TWI245293B (en) | 2001-11-26 | 2005-12-11 | Winbond Electronics Corp | Method of testing memory with continuous, varying data |
US6816991B2 (en) | 2001-11-27 | 2004-11-09 | Sun Microsystems, Inc. | Built-in self-testing for double data rate input/output |
US20030105932A1 (en) | 2001-11-30 | 2003-06-05 | David Howard S. | Emulation of memory clock enable pin and use of chip select for memory power control |
US6714891B2 (en) | 2001-12-14 | 2004-03-30 | Intel Corporation | Method and apparatus for thermal management of a power supply to a high performance processor in a computer system |
US6690191B2 (en) * | 2001-12-21 | 2004-02-10 | Sun Microsystems, Inc. | Bi-directional output buffer |
KR100408723B1 (en) | 2001-12-21 | 2003-12-11 | 주식회사 하이닉스반도체 | Power-up signal generator of semiconductor memory device |
KR100406543B1 (en) | 2001-12-24 | 2003-11-20 | 주식회사 하이닉스반도체 | Pipe-latch control circuit in synchronous memory |
US6981089B2 (en) | 2001-12-31 | 2005-12-27 | Intel Corporation | Memory bus termination with memory unit having termination control |
CA2366397A1 (en) | 2001-12-31 | 2003-06-30 | Tropic Networks Inc. | An interface for data transfer between integrated circuits |
US6799241B2 (en) | 2002-01-03 | 2004-09-28 | Intel Corporation | Method for dynamically adjusting a memory page closing policy |
US6490161B1 (en) | 2002-01-08 | 2002-12-03 | International Business Machines Corporation | Peripheral land grid array package with improved thermal performance |
JP2003204015A (en) | 2002-01-10 | 2003-07-18 | Oki Electric Ind Co Ltd | Semiconductor device, method for manufacturing the same and method for manufacturing interposer substrate |
US6754129B2 (en) | 2002-01-24 | 2004-06-22 | Micron Technology, Inc. | Memory module with integrated bus termination |
KR100475433B1 (en) | 2002-01-25 | 2005-03-10 | 삼성전자주식회사 | System comprising dynamic random access memory devices and refresh method thereof |
US6771526B2 (en) | 2002-02-11 | 2004-08-03 | Micron Technology, Inc. | Method and apparatus for data transfer |
US20030158995A1 (en) | 2002-02-15 | 2003-08-21 | Ming-Hsien Lee | Method for DRAM control with adjustable page size |
US6968416B2 (en) | 2002-02-15 | 2005-11-22 | International Business Machines Corporation | Method, system, and program for processing transaction requests during a pendency of a delayed read request in a system including a bus, a target device and devices capable of accessing the target device over the bus |
US6933610B2 (en) | 2002-02-20 | 2005-08-23 | Silicon Pipe, Inc. | Method of bonding a semiconductor die without an ESD circuit and a separate ESD circuit to an external lead, and a semiconductor device made thereby |
US6773959B2 (en) | 2002-03-01 | 2004-08-10 | Sampson Taiwan Ltd. | Method for stacking semiconductor package units and stacked package |
SG111935A1 (en) | 2002-03-04 | 2005-06-29 | Micron Technology Inc | Interposer configured to reduce the profiles of semiconductor device assemblies and packages including the same and methods |
JP2003258154A (en) | 2002-03-05 | 2003-09-12 | Fujitsu Ltd | Package structure of semiconductor device |
US6751113B2 (en) | 2002-03-07 | 2004-06-15 | Netlist, Inc. | Arrangement of integrated circuits in a memory module |
US6798711B2 (en) | 2002-03-19 | 2004-09-28 | Micron Technology, Inc. | Memory with address management |
US6795899B2 (en) | 2002-03-22 | 2004-09-21 | Intel Corporation | Memory system with burst length shorter than prefetch length |
US20030183934A1 (en) | 2002-03-29 | 2003-10-02 | Barrett Joseph C. | Method and apparatus for stacking multiple die in a flip chip semiconductor package |
US6687172B2 (en) | 2002-04-05 | 2004-02-03 | Intel Corporation | Individual memory page activity timing method and system |
US6781911B2 (en) | 2002-04-09 | 2004-08-24 | Intel Corporation | Early power-down digital memory device and method |
US7103730B2 (en) | 2002-04-09 | 2006-09-05 | Intel Corporation | Method, system, and apparatus for reducing power consumption of a memory |
US6838331B2 (en) | 2002-04-09 | 2005-01-04 | Micron Technology, Inc. | Method and system for dynamically operating memory in a power-saving error correction mode |
JP2003308246A (en) | 2002-04-17 | 2003-10-31 | Fujitsu Ltd | Unit and method for clock control over memory controller |
US6730540B2 (en) | 2002-04-18 | 2004-05-04 | Tru-Si Technologies, Inc. | Clock distribution networks and conductive lines in semiconductor integrated circuits |
US7143298B2 (en) | 2002-04-18 | 2006-11-28 | Ge Fanuc Automation North America, Inc. | Methods and apparatus for backing up a memory device |
US6545895B1 (en) | 2002-04-22 | 2003-04-08 | High Connection Density, Inc. | High capacity SDRAM memory module with stacked printed circuit boards |
US7028215B2 (en) | 2002-05-03 | 2006-04-11 | Hewlett-Packard Development Company, L.P. | Hot mirroring in a computer system with redundant memory subsystems |
US6795361B2 (en) | 2002-05-06 | 2004-09-21 | Micron Technology, Inc. | Low power consumption memory device having row-to-column short |
US6819602B2 (en) | 2002-05-10 | 2004-11-16 | Samsung Electronics Co., Ltd. | Multimode data buffer and method for controlling propagation delay time |
KR100415092B1 (en) | 2002-05-13 | 2004-01-13 | 주식회사 하이닉스반도체 | A semiconductor memory device with a mode register, and method for controlling deep power down mode thereof |
US7028200B2 (en) | 2002-05-15 | 2006-04-11 | Broadcom Corporation | Method and apparatus for adaptive power management of memory subsystem |
US6807655B1 (en) | 2002-05-17 | 2004-10-19 | Lsi Logic Corporation | Adaptive off tester screening method based on intrinsic die parametric measurements |
US7003686B2 (en) | 2002-05-20 | 2006-02-21 | Hitachi Ltd. | Interface circuit |
US6665224B1 (en) | 2002-05-22 | 2003-12-16 | Infineon Technologies Ag | Partial refresh for synchronous dynamic random access memory (SDRAM) circuits |
US6807650B2 (en) | 2002-06-03 | 2004-10-19 | International Business Machines Corporation | DDR-II driver impedance adjustment control algorithm and interface circuits |
KR100450677B1 (en) | 2002-06-04 | 2004-10-01 | 삼성전자주식회사 | Semiconductor memory device with data bus scheme for reducing high frequency noise |
US6731548B2 (en) | 2002-06-07 | 2004-05-04 | Micron Technology, Inc. | Reduced power registered memory module and method |
US6667929B1 (en) | 2002-06-14 | 2003-12-23 | International Business Machines Corporation | Power governor for dynamic RAM |
US6741515B2 (en) | 2002-06-18 | 2004-05-25 | Nanoamp Solutions, Inc. | DRAM with total self refresh and control circuit |
US7043599B1 (en) | 2002-06-20 | 2006-05-09 | Rambus Inc. | Dynamic memory supporting simultaneous refresh and data-access transactions |
JP2004021916A (en) * | 2002-06-20 | 2004-01-22 | Renesas Technology Corp | Data bus |
US7089438B2 (en) | 2002-06-25 | 2006-08-08 | Micron Technology, Inc. | Circuit, system and method for selectively turning off internal clock drivers |
US6906415B2 (en) | 2002-06-27 | 2005-06-14 | Micron Technology, Inc. | Semiconductor device assemblies and packages including multiple semiconductor devices and methods |
US7573136B2 (en) | 2002-06-27 | 2009-08-11 | Micron Technology, Inc. | Semiconductor device assemblies and packages including multiple semiconductor device components |
US6639820B1 (en) | 2002-06-27 | 2003-10-28 | Intel Corporation | Memory buffer arrangement |
US7082495B2 (en) | 2002-06-27 | 2006-07-25 | Microsoft Corporation | Method and apparatus to reduce power consumption and improve read/write performance of hard disk drives using non-volatile memory |
US6854043B2 (en) * | 2002-07-05 | 2005-02-08 | Hewlett-Packard Development Company, L.P. | System and method for multi-modal memory controller system operation |
US7149824B2 (en) | 2002-07-10 | 2006-12-12 | Micron Technology, Inc. | Dynamically setting burst length of memory device by applying signal to at least one external pin during a read or write transaction |
US6650594B1 (en) | 2002-07-12 | 2003-11-18 | Samsung Electronics Co., Ltd. | Device and method for selecting power down exit |
US6659512B1 (en) | 2002-07-18 | 2003-12-09 | Hewlett-Packard Development Company, L.P. | Integrated circuit package employing flip-chip technology and method of assembly |
US6631086B1 (en) | 2002-07-22 | 2003-10-07 | Advanced Micro Devices, Inc. | On-chip repair of defective address of core flash memory cells |
US7010736B1 (en) | 2002-07-22 | 2006-03-07 | Advanced Micro Devices, Inc. | Address sequencer within BIST (Built-in-Self-Test) system |
KR100437454B1 (en) | 2002-07-30 | 2004-06-23 | 삼성전자주식회사 | Asynchronous memory using source synchronous transfer fashion and system comprising the same |
KR100468761B1 (en) | 2002-08-23 | 2005-01-29 | 삼성전자주식회사 | Semiconductor memory system having memory module connected to devided system bus |
US6930949B2 (en) | 2002-08-26 | 2005-08-16 | Micron Technology, Inc. | Power savings in active standby mode |
US7194559B2 (en) | 2002-08-29 | 2007-03-20 | Intel Corporation | Slave I/O driver calibration using error-nulling master reference |
US7764715B2 (en) | 2002-08-30 | 2010-07-27 | Finisar Corporation | Circuits and methods for data multiplexing |
US6713856B2 (en) | 2002-09-03 | 2004-03-30 | Ultratera Corporation | Stacked chip package with enhanced thermal conductivity |
JP4499982B2 (en) | 2002-09-11 | 2010-07-14 | 株式会社日立製作所 | Memory system |
US7028234B2 (en) | 2002-09-27 | 2006-04-11 | Infineon Technologies Ag | Method of self-repairing dynamic random access memory |
US6910106B2 (en) | 2002-10-04 | 2005-06-21 | Microsoft Corporation | Methods and mechanisms for proactive memory management |
US6952794B2 (en) | 2002-10-10 | 2005-10-04 | Ching-Hung Lu | Method, system and apparatus for scanning newly added disk drives and automatically updating RAID configuration and rebuilding RAID data |
US20040083324A1 (en) | 2002-10-24 | 2004-04-29 | Josef Rabinovitz | Large array of mass data storage devices connected to a computer by a serial link |
US7035150B2 (en) | 2002-10-31 | 2006-04-25 | Infineon Technologies Ag | Memory device with column select being variably delayed |
JP3742051B2 (en) | 2002-10-31 | 2006-02-01 | エルピーダメモリ株式会社 | Memory module, memory chip, and memory system |
US7130229B2 (en) | 2002-11-08 | 2006-10-31 | Intel Corporation | Interleaved mirrored memory systems |
US7549066B2 (en) | 2002-11-15 | 2009-06-16 | Intel Corporation | Automatic power savings stand-by control for non-volatile memory |
KR100464437B1 (en) | 2002-11-20 | 2004-12-31 | 삼성전자주식회사 | On-Die Termination circuit and method for reducing on-chip DC current and memory system including memory device having the same |
US7142461B2 (en) * | 2002-11-20 | 2006-11-28 | Micron Technology, Inc. | Active termination control though on module register |
US7082512B2 (en) | 2002-11-21 | 2006-07-25 | Microsoft Corporation | Dynamic data structures for tracking file system free space in a flash memory device |
DE60221407T2 (en) | 2002-11-21 | 2008-08-07 | Qimonda Ag | Storage system and storage subsystem |
SG114585A1 (en) | 2002-11-22 | 2005-09-28 | Micron Technology Inc | Packaged microelectronic component assemblies |
DE10255872B4 (en) | 2002-11-29 | 2004-09-30 | Infineon Technologies Ag | Memory module and method for operating a memory module in a data storage system |
CA2447204C (en) | 2002-11-29 | 2010-03-23 | Memory Management Services Ltd. | Error correction scheme for memory |
US7043611B2 (en) | 2002-12-11 | 2006-05-09 | Lsi Logic Corporation | Reconfigurable memory controller |
US7089509B2 (en) | 2002-12-23 | 2006-08-08 | Sun Microsystems, Inc. | Controlling the propagation of a control signal by means of variable I/O delay compensation using a programmable delay circuit and detection sequence |
KR100520219B1 (en) | 2003-01-03 | 2005-10-11 | 삼성전자주식회사 | memory module device for use in high frequency operation |
US6971034B2 (en) | 2003-01-09 | 2005-11-29 | Intel Corporation | Power/performance optimized memory controller considering processor power states |
DE10300781B4 (en) | 2003-01-11 | 2014-02-06 | Qimonda Ag | Memory module, test system and method for testing one or more memory modules |
KR100510515B1 (en) | 2003-01-17 | 2005-08-26 | 삼성전자주식회사 | Semiconductor memory device comprising duty cycle correction circuit correcting the duty cycle of clock signal according to process variation |
US6705877B1 (en) | 2003-01-17 | 2004-03-16 | High Connection Density, Inc. | Stackable memory module with variable bandwidth |
DE10302128B3 (en) | 2003-01-21 | 2004-09-09 | Infineon Technologies Ag | Buffer amplifier system for buffer storage of signals runs several DRAM chips in parallel and has two output buffer amplifiers in parallel feeding reference and signal networks with capacitors and DRAMs |
KR100468783B1 (en) | 2003-02-11 | 2005-01-29 | 삼성전자주식회사 | Clothespin typed apparatus for dissipating heat generated from semiconductor module |
KR100510521B1 (en) | 2003-03-04 | 2005-08-26 | 삼성전자주식회사 | Double data rate synchronous dynamic random access memory semiconductor device |
US7054874B2 (en) | 2003-03-05 | 2006-05-30 | Sun Microsystems, Inc. | Modeling overlapping of memory references in a queueing system model |
DE10309919B4 (en) | 2003-03-07 | 2008-09-25 | Qimonda Ag | Buffer block and memory modules |
US6917219B2 (en) | 2003-03-12 | 2005-07-12 | Xilinx, Inc. | Multi-chip programmable logic device having configurable logic circuitry and configuration data storage on different dice |
KR100518564B1 (en) | 2003-04-03 | 2005-10-04 | 삼성전자주식회사 | Ouput multiplexing circuit and method for double data rate synchronous memory device |
US7234099B2 (en) | 2003-04-14 | 2007-06-19 | International Business Machines Corporation | High reliability memory module with a fault tolerant address and command bus |
DE10317370B4 (en) | 2003-04-15 | 2010-05-12 | Infineon Technologies Ag | Scheduler for reporting an expiry time |
JP4419049B2 (en) | 2003-04-21 | 2010-02-24 | エルピーダメモリ株式会社 | Memory module and memory system |
US6968440B2 (en) | 2003-05-09 | 2005-11-22 | Hewlett-Packard Development Company, L.P. | Systems and methods for processor memory allocation |
KR100541045B1 (en) | 2003-05-13 | 2006-01-10 | 삼성전자주식회사 | Dual bank system, memory for use in this system, and on die termination control method thereof |
KR100543915B1 (en) | 2003-05-16 | 2006-01-23 | 주식회사 하이닉스반도체 | Data input circuit in memory device |
US7120727B2 (en) | 2003-06-19 | 2006-10-10 | Micron Technology, Inc. | Reconfigurable memory module and method |
US7428644B2 (en) | 2003-06-20 | 2008-09-23 | Micron Technology, Inc. | System and method for selective memory module power management |
JP4462852B2 (en) | 2003-06-23 | 2010-05-12 | 株式会社日立製作所 | Storage system and storage system connection method |
US6961269B2 (en) | 2003-06-24 | 2005-11-01 | Micron Technology, Inc. | Memory device having data paths with multiple speeds |
US7016249B2 (en) | 2003-06-30 | 2006-03-21 | Intel Corporation | Reference voltage generator |
DE10330811B4 (en) | 2003-07-08 | 2009-08-13 | Qimonda Ag | Semiconductor memory module |
US6908314B2 (en) | 2003-07-15 | 2005-06-21 | Alcatel | Tailored interconnect module |
DE10334779B4 (en) | 2003-07-30 | 2005-09-29 | Infineon Technologies Ag | Semiconductor memory module |
US7752380B2 (en) * | 2003-07-31 | 2010-07-06 | Sandisk Il Ltd | SDRAM memory device with an embedded NAND flash controller |
WO2005015564A1 (en) * | 2003-08-06 | 2005-02-17 | Netlist, Inc. | Non-standard dual in-line memory modules with more than two ranks of memory per module and multiple serial-presence-detect devices to simulate multiple modules |
US7149825B2 (en) * | 2003-08-08 | 2006-12-12 | Hewlett-Packard Development Company, L.P. | System and method for sending data at sampling rate based on bit transfer period |
KR100585099B1 (en) | 2003-08-13 | 2006-05-30 | 삼성전자주식회사 | Stacked memory module and memoey system |
US7210059B2 (en) | 2003-08-19 | 2007-04-24 | Micron Technology, Inc. | System and method for on-board diagnostics of memory modules |
JP4450586B2 (en) | 2003-09-03 | 2010-04-14 | 株式会社ルネサステクノロジ | Semiconductor integrated circuit |
US6961281B2 (en) | 2003-09-12 | 2005-11-01 | Sun Microsystems, Inc. | Single rank memory module for use in a two-rank memory module system |
US6953891B2 (en) | 2003-09-16 | 2005-10-11 | Micron Technology, Inc. | Moisture-resistant electronic device package and methods of assembly |
US7353329B2 (en) | 2003-09-29 | 2008-04-01 | Intel Corporation | Memory buffer device integrating refresh logic |
US7386765B2 (en) | 2003-09-29 | 2008-06-10 | Intel Corporation | Memory device having error checking and correction |
JP4205553B2 (en) | 2003-11-06 | 2009-01-07 | エルピーダメモリ株式会社 | Memory module and memory system |
US7243276B2 (en) | 2003-11-06 | 2007-07-10 | International Business Machines Corporation | Method for performing a burn-in test |
US20050108460A1 (en) | 2003-11-14 | 2005-05-19 | Intel Corporation | Partial bank DRAM refresh |
WO2005059764A1 (en) | 2003-12-09 | 2005-06-30 | Thomson Licensing | Memory controller |
US7127567B2 (en) | 2003-12-18 | 2006-10-24 | Intel Corporation | Performing memory RAS operations over a point-to-point interconnect |
US7127566B2 (en) | 2003-12-18 | 2006-10-24 | Intel Corporation | Synchronizing memory copy operations with memory accesses |
US20050138267A1 (en) | 2003-12-23 | 2005-06-23 | Bains Kuljit S. | Integral memory buffer and serial presence detect capability for fully-buffered memory modules |
US7023700B2 (en) | 2003-12-24 | 2006-04-04 | Super Talent Electronics, Inc. | Heat sink riveted to memory module with upper slots and open bottom edge for air flow |
JP3896112B2 (en) | 2003-12-25 | 2007-03-22 | エルピーダメモリ株式会社 | Semiconductor integrated circuit device |
US7085152B2 (en) | 2003-12-29 | 2006-08-01 | Intel Corporation | Memory system segmented power supply and control |
US7173863B2 (en) | 2004-03-08 | 2007-02-06 | Sandisk Corporation | Flash controller cache architecture |
US7133960B1 (en) | 2003-12-31 | 2006-11-07 | Intel Corporation | Logical to physical address mapping of chip selects |
US8250295B2 (en) | 2004-01-05 | 2012-08-21 | Smart Modular Technologies, Inc. | Multi-rank memory module that emulates a memory module having a different number of ranks |
TWI252399B (en) | 2004-01-14 | 2006-04-01 | Sunplus Technology Co Ltd | Memory control device capable of estimating the memory power consumption |
US7234081B2 (en) | 2004-02-04 | 2007-06-19 | Hewlett-Packard Development Company, L.P. | Memory module with testing logic |
JP4205613B2 (en) | 2004-03-01 | 2009-01-07 | エルピーダメモリ株式会社 | Semiconductor device |
US20050195629A1 (en) | 2004-03-02 | 2005-09-08 | Leddige Michael W. | Interchangeable connection arrays for double-sided memory module placement |
JP3910598B2 (en) | 2004-03-04 | 2007-04-25 | 松下電器産業株式会社 | Resin-sealed semiconductor device and manufacturing method thereof |
US7532537B2 (en) | 2004-03-05 | 2009-05-12 | Netlist, Inc. | Memory module with a circuit providing load isolation and memory domain translation |
US7286436B2 (en) | 2004-03-05 | 2007-10-23 | Netlist, Inc. | High-density memory module utilizing low-density memory components |
US7289386B2 (en) | 2004-03-05 | 2007-10-30 | Netlist, Inc. | Memory module decoder |
US7020818B2 (en) | 2004-03-08 | 2006-03-28 | Intel Corporation | Method and apparatus for PVT controller for programmable on die termination |
US20050204111A1 (en) | 2004-03-10 | 2005-09-15 | Rohit Natarajan | Command scheduling for dual-data-rate two (DDR2) memory devices |
KR100558065B1 (en) | 2004-03-15 | 2006-03-10 | 삼성전자주식회사 | Semiconductor module with heat sink |
US6992501B2 (en) | 2004-03-15 | 2006-01-31 | Staktek Group L.P. | Reflection-control system and method |
KR100564621B1 (en) | 2004-04-08 | 2006-03-28 | 삼성전자주식회사 | Buffered memory module package and module-stacked package comprising the module package |
US7254036B2 (en) | 2004-04-09 | 2007-08-07 | Netlist, Inc. | High density memory module using stacked printed circuit boards |
KR100642414B1 (en) | 2004-04-20 | 2006-11-03 | 주식회사 하이닉스반도체 | Control circuit for semiconductor memory device |
US7269708B2 (en) | 2004-04-20 | 2007-09-11 | Rambus Inc. | Memory controller for non-homogenous memory system |
US7075175B2 (en) | 2004-04-22 | 2006-07-11 | Qualcomm Incorporated | Systems and methods for testing packaged dies |
KR100596443B1 (en) | 2004-04-27 | 2006-07-05 | 주식회사 하이닉스반도체 | Refresh control circuit and method for multi-bank structure dram |
KR100567065B1 (en) | 2004-04-28 | 2006-04-04 | 주식회사 하이닉스반도체 | Input circuir for a memory device |
US7412614B2 (en) | 2004-04-29 | 2008-08-12 | Hewlett-Packard Development Company, L.P. | Power management using a pre-determined thermal characteristic of a memory module |
JP2005322109A (en) | 2004-05-11 | 2005-11-17 | Renesas Technology Corp | Ic card module |
US7079446B2 (en) | 2004-05-21 | 2006-07-18 | Integrated Device Technology, Inc. | DRAM interface circuits having enhanced skew, slew rate and impedance control |
US8151030B2 (en) | 2004-05-26 | 2012-04-03 | Ocz Technology Group, Inc. | Method of increasing DDR memory bandwidth in DDR SDRAM modules |
US7126399B1 (en) | 2004-05-27 | 2006-10-24 | Altera Corporation | Memory interface phase-shift circuitry to support multiple frequency ranges |
KR100640580B1 (en) | 2004-06-08 | 2006-10-31 | 삼성전자주식회사 | Semiconductor package covered with a encapsulant in a side portion and method of manufacturing the same |
US7079396B2 (en) | 2004-06-14 | 2006-07-18 | Sun Microsystems, Inc. | Memory module cooling |
JP2006004079A (en) | 2004-06-16 | 2006-01-05 | Sony Corp | Storage device |
JP2006004108A (en) | 2004-06-16 | 2006-01-05 | Oki Electric Ind Co Ltd | Semiconductor integrated circuit and method for controlling power saving of the same |
US6980021B1 (en) | 2004-06-18 | 2005-12-27 | Inphi Corporation | Output buffer with time varying source impedance for driving capacitively-terminated transmission lines |
TWI299497B (en) | 2004-06-24 | 2008-08-01 | Via Tech Inc | Method and related apparatus for accessing memory apparatus |
JP4662740B2 (en) | 2004-06-28 | 2011-03-30 | 日本電気株式会社 | Stacked semiconductor memory device |
JP4534132B2 (en) | 2004-06-29 | 2010-09-01 | エルピーダメモリ株式会社 | Stacked semiconductor memory device |
US7318130B2 (en) | 2004-06-29 | 2008-01-08 | Intel Corporation | System and method for thermal throttling of memory modules |
US7149145B2 (en) | 2004-07-19 | 2006-12-12 | Micron Technology, Inc. | Delay stage-interweaved analog DLL/PLL |
US7224595B2 (en) | 2004-07-30 | 2007-05-29 | International Business Machines Corporation | 276-Pin buffered memory module with enhanced fault tolerance |
US7539800B2 (en) | 2004-07-30 | 2009-05-26 | International Business Machines Corporation | System, method and storage medium for providing segment level sparing |
US7126393B2 (en) * | 2004-08-20 | 2006-10-24 | Micron Technology, Inc. | Delay circuit with reset-based forward path static delay |
US7437497B2 (en) * | 2004-08-23 | 2008-10-14 | Apple Inc. | Method and apparatus for encoding memory control signals to reduce pin count |
US7061823B2 (en) | 2004-08-24 | 2006-06-13 | Promos Technologies Inc. | Limited output address register technique providing selectively variable write latency in DDR2 (double data rate two) integrated circuit memory devices |
US7205789B1 (en) | 2004-08-26 | 2007-04-17 | Chris Karabatsos | Termination arrangement for high speed data rate multi-drop data bit connections |
US6965537B1 (en) | 2004-08-31 | 2005-11-15 | Micron Technology, Inc. | Memory system and method using ECC to achieve low power refresh |
US7200062B2 (en) | 2004-08-31 | 2007-04-03 | Micron Technology, Inc. | Method and system for reducing the peak current in refreshing dynamic random access memory devices |
US7046538B2 (en) | 2004-09-01 | 2006-05-16 | Micron Technology, Inc. | Memory stacking system and method |
US7606049B2 (en) | 2004-09-03 | 2009-10-20 | Entorian Technologies, Lp | Module thermal management system and method |
US7301831B2 (en) | 2004-09-15 | 2007-11-27 | Rambus Inc. | Memory systems with variable delays for write data signals |
US7305518B2 (en) | 2004-10-20 | 2007-12-04 | Hewlett-Packard Development Company, L.P. | Method and system for dynamically adjusting DRAM refresh rate |
US7490197B2 (en) | 2004-10-21 | 2009-02-10 | Microsoft Corporation | Using external memory devices to improve system performance |
DE102004051345B9 (en) | 2004-10-21 | 2014-01-02 | Qimonda Ag | Semiconductor device, method for inputting and / or outputting test data, and memory module |
KR100564635B1 (en) | 2004-10-25 | 2006-03-28 | 삼성전자주식회사 | Memory system for controlling interface timing in memory module and method thereof |
DE102004053316A1 (en) | 2004-11-04 | 2006-05-18 | Infineon Technologies Ag | Operating parameters e.g. operating temperatures, reading and selecting method for e.g. dynamic RAM, involves providing memory with registers to store parameters, where read and write access on register takes place similar to access on cell |
US7433992B2 (en) | 2004-11-18 | 2008-10-07 | Intel Corporation | Command controlling different operations in different chips |
US20060112219A1 (en) | 2004-11-19 | 2006-05-25 | Gaurav Chawla | Functional partitioning method for providing modular data storage systems |
TW200617955A (en) | 2004-11-24 | 2006-06-01 | Cheerteck Inc | Method for applying downgraded dram to the electronic device and the electronic device thereof |
US20060117160A1 (en) | 2004-12-01 | 2006-06-01 | Intel Corporation | Method to consolidate memory usage to reduce power consumption |
US7334150B2 (en) | 2004-12-03 | 2008-02-19 | Infineon Technologies Ag | Memory module with a clock signal regeneration circuit and a register circuit for temporarily storing the incoming command and address signals |
US7082073B2 (en) | 2004-12-03 | 2006-07-25 | Micron Technology, Inc. | System and method for reducing power consumption during extended refresh periods of dynamic random access memory devices |
US20060118933A1 (en) | 2004-12-07 | 2006-06-08 | Tessera, Inc. | Stackable frames for packaging microelectronic devices |
US20060129712A1 (en) | 2004-12-10 | 2006-06-15 | Siva Raghuram | Buffer chip for a multi-rank dual inline memory module (DIMM) |
US7266639B2 (en) | 2004-12-10 | 2007-09-04 | Infineon Technologies Ag | Memory rank decoder for a multi-rank Dual Inline Memory Module (DIMM) |
US7200021B2 (en) | 2004-12-10 | 2007-04-03 | Infineon Technologies Ag | Stacked DRAM memory chip for a dual inline memory module (DIMM) |
US20060129740A1 (en) * | 2004-12-13 | 2006-06-15 | Hermann Ruckerbauer | Memory device, memory controller and method for operating the same |
US20060136791A1 (en) | 2004-12-16 | 2006-06-22 | Klaus Nierle | Test method, control circuit and system for reduced time combined write window and retention testing |
US7342841B2 (en) | 2004-12-21 | 2008-03-11 | Intel Corporation | Method, apparatus, and system for active refresh management |
US7366931B2 (en) | 2004-12-30 | 2008-04-29 | Intel Corporation | Memory modules that receive clock information and are placed in a low power state |
KR100691583B1 (en) | 2004-12-31 | 2007-03-09 | 학교법인 포항공과대학교 | Memory system having multi terminated multi-drop bus |
US20060181949A1 (en) | 2004-12-31 | 2006-08-17 | Kini M V | Operating system-independent memory power management |
US7138823B2 (en) * | 2005-01-20 | 2006-11-21 | Micron Technology, Inc. | Apparatus and method for independent control of on-die termination for output buffers of a memory device |
US20060195631A1 (en) | 2005-01-31 | 2006-08-31 | Ramasubramanian Rajamani | Memory buffers for merging local data from memory modules |
US7321950B2 (en) * | 2005-02-03 | 2008-01-22 | International Business Machines Corporation | Method and apparatus for managing write-to-read turnarounds in an early read after write memory system |
US7079441B1 (en) | 2005-02-04 | 2006-07-18 | Infineon Technologies Ag | Methods and apparatus for implementing a power down in a memory device |
US7421598B2 (en) | 2005-02-09 | 2008-09-02 | International Business Machines Corporation | Dynamic power management via DIMM read operation limiter |
US7426649B2 (en) | 2005-02-09 | 2008-09-16 | International Business Machines Corporation | Power management via DIMM read operation limiter |
US7337293B2 (en) | 2005-02-09 | 2008-02-26 | International Business Machines Corporation | Streaming reads for early processing in a cascaded memory subsystem with buffered memory devices |
US20060174431A1 (en) | 2005-02-09 | 2006-08-10 | Dr. Fresh, Inc. | Electric toothbrush |
US7167401B2 (en) | 2005-02-10 | 2007-01-23 | Micron Technology, Inc. | Low power chip select (CS) latency option |
US7099215B1 (en) | 2005-02-11 | 2006-08-29 | North Carolina State University | Systems, methods and devices for providing variable-latency write operations in memory devices |
US20060180926A1 (en) | 2005-02-11 | 2006-08-17 | Rambus, Inc. | Heat spreader clamping mechanism for semiconductor modules |
US7053470B1 (en) | 2005-02-19 | 2006-05-30 | Azul Systems, Inc. | Multi-chip package having repairable embedded memories on a system chip with an EEPROM chip storing repair information |
JP4824936B2 (en) | 2005-03-10 | 2011-11-30 | 株式会社日立製作所 | Inspection method for dynamic random access memory device |
US8301938B2 (en) | 2005-03-21 | 2012-10-30 | Hewlett-Packard Development Company, L.P. | Managing memory health |
JP4309368B2 (en) | 2005-03-30 | 2009-08-05 | エルピーダメモリ株式会社 | Semiconductor memory device |
US7620773B2 (en) | 2005-04-15 | 2009-11-17 | Microsoft Corporation | In-line non volatile memory disk read cache and write buffer |
US7543102B2 (en) * | 2005-04-18 | 2009-06-02 | University Of Maryland | System and method for performing multi-rank command scheduling in DDR SDRAM memory systems |
US7218566B1 (en) | 2005-04-28 | 2007-05-15 | Network Applicance, Inc. | Power management of memory via wake/sleep cycles |
US7033861B1 (en) | 2005-05-18 | 2006-04-25 | Staktek Group L.P. | Stacked module systems and method |
US8089795B2 (en) | 2006-02-09 | 2012-01-03 | Google Inc. | Memory module with memory stack and interface with enhanced capabilities |
US8327104B2 (en) | 2006-07-31 | 2012-12-04 | Google Inc. | Adjusting the timing of signals associated with a memory system |
US7472220B2 (en) | 2006-07-31 | 2008-12-30 | Metaram, Inc. | Interface circuit system and method for performing power management operations utilizing power management signals |
US7386656B2 (en) | 2006-07-31 | 2008-06-10 | Metaram, Inc. | Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit |
US7609567B2 (en) | 2005-06-24 | 2009-10-27 | Metaram, Inc. | System and method for simulating an aspect of a memory circuit |
US20080126690A1 (en) | 2006-02-09 | 2008-05-29 | Rajan Suresh N | Memory module with memory stack |
US8359187B2 (en) * | 2005-06-24 | 2013-01-22 | Google Inc. | Simulating a different number of memory circuit devices |
KR101318116B1 (en) | 2005-06-24 | 2013-11-14 | 구글 인코포레이티드 | An integrated memory core and memory interface circuit |
US7590796B2 (en) | 2006-07-31 | 2009-09-15 | Metaram, Inc. | System and method for power management in memory systems |
US7392338B2 (en) | 2006-07-31 | 2008-06-24 | Metaram, Inc. | Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits |
US9542352B2 (en) | 2006-02-09 | 2017-01-10 | Google Inc. | System and method for reducing command scheduling constraints of memory circuits |
US8077535B2 (en) * | 2006-07-31 | 2011-12-13 | Google Inc. | Memory refresh apparatus and method |
US20080028136A1 (en) | 2006-07-31 | 2008-01-31 | Schakel Keith R | Method and apparatus for refresh management of memory modules |
US20060294295A1 (en) | 2005-06-24 | 2006-12-28 | Yukio Fukuzo | DRAM chip device well-communicated with flash memory chip and multi-chip package comprising such a device |
US8090897B2 (en) | 2006-07-31 | 2012-01-03 | Google Inc. | System and method for simulating an aspect of a memory circuit |
US20080082763A1 (en) | 2006-10-02 | 2008-04-03 | Metaram, Inc. | Apparatus and method for power management of memory circuits by a system or component thereof |
US8055833B2 (en) | 2006-10-05 | 2011-11-08 | Google Inc. | System and method for increasing capacity, performance, and flexibility of flash storage |
US8438328B2 (en) | 2008-02-21 | 2013-05-07 | Google Inc. | Emulation of abstracted DIMMs using abstracted DRAMs |
US8041881B2 (en) | 2006-07-31 | 2011-10-18 | Google Inc. | Memory device with emulated characteristics |
US7580312B2 (en) | 2006-07-31 | 2009-08-25 | Metaram, Inc. | Power saving system and method for use with a plurality of memory circuits |
US7441064B2 (en) | 2005-07-11 | 2008-10-21 | Via Technologies, Inc. | Flexible width data protocol |
US7414917B2 (en) | 2005-07-29 | 2008-08-19 | Infineon Technologies | Re-driving CAwD and rD signal lines |
DE102005036528B4 (en) | 2005-07-29 | 2012-01-26 | Qimonda Ag | Memory module and method for operating a memory module |
US7307863B2 (en) | 2005-08-02 | 2007-12-11 | Inphi Corporation | Programmable strength output buffer for RDIMM address register |
JP5242397B2 (en) | 2005-09-02 | 2013-07-24 | メタラム インコーポレイテッド | Method and apparatus for stacking DRAM |
US7464225B2 (en) | 2005-09-26 | 2008-12-09 | Rambus Inc. | Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology |
US7496777B2 (en) | 2005-10-12 | 2009-02-24 | Sun Microsystems, Inc. | Power throttling in a memory system |
US7549034B2 (en) | 2005-11-10 | 2009-06-16 | International Business Machines Corporation | Redistribution of memory to reduce computer system power consumption |
US7409491B2 (en) | 2005-12-14 | 2008-08-05 | Sun Microsystems, Inc. | System memory board subsystem using DRAM with stacked dedicated high speed point to point links |
US8914557B2 (en) | 2005-12-16 | 2014-12-16 | Microsoft Corporation | Optimizing write and wear performance for a memory |
DE102006002090A1 (en) | 2006-01-17 | 2007-07-26 | Infineon Technologies Ag | Memory module radiator box for use in fully buffered dual inline memory module to remove heat produced in memory module, has even metal plate, at which memory module is provided, where metal plate at the outer edge has reinforcing element |
WO2007095080A2 (en) | 2006-02-09 | 2007-08-23 | Metaram, Inc. | Memory circuit system and method |
US9632929B2 (en) | 2006-02-09 | 2017-04-25 | Google Inc. | Translating an address associated with a command communicated between a system and memory circuits |
US7411283B2 (en) | 2006-02-14 | 2008-08-12 | Sun Microsystems, Inc. | Interconnect design for reducing radiated emissions |
CN100482060C (en) | 2006-02-22 | 2009-04-22 | 富准精密工业(深圳)有限公司 | Heat radiator |
US7479799B2 (en) | 2006-03-14 | 2009-01-20 | Inphi Corporation | Output buffer with switchable output impedance |
JP4863749B2 (en) | 2006-03-29 | 2012-01-25 | 株式会社日立製作所 | Storage device using flash memory, erase number leveling method thereof, and erase number level program |
US20070247194A1 (en) | 2006-04-24 | 2007-10-25 | Inphi Corporation | Output buffer to drive AC-coupled terminated transmission lines |
US7486104B2 (en) | 2006-06-02 | 2009-02-03 | Rambus Inc. | Integrated circuit with graduated on-die termination |
US7716411B2 (en) | 2006-06-07 | 2010-05-11 | Microsoft Corporation | Hybrid memory device with single interface |
US7506098B2 (en) | 2006-06-08 | 2009-03-17 | Bitmicro Networks, Inc. | Optimized placement policy for solid state storage devices |
US7620784B2 (en) | 2006-06-09 | 2009-11-17 | Microsoft Corporation | High speed nonvolatile memory device using parallel writing among a plurality of interfaces |
US20080025136A1 (en) | 2006-07-31 | 2008-01-31 | Metaram, Inc. | System and method for storing at least a portion of information received in association with a first operation for use in performing a second operation |
EP3364298B1 (en) | 2006-07-31 | 2019-12-11 | Google LLC | Memory circuit system and method |
US7724589B2 (en) | 2006-07-31 | 2010-05-25 | Google Inc. | System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits |
US7480147B2 (en) * | 2006-10-13 | 2009-01-20 | Dell Products L.P. | Heat dissipation apparatus utilizing empty component slot |
US7870459B2 (en) | 2006-10-23 | 2011-01-11 | International Business Machines Corporation | High density high reliability memory module with power gating and a fault tolerant address and command bus |
US20080126624A1 (en) | 2006-11-27 | 2008-05-29 | Edoardo Prete | Memory buffer and method for buffering data |
JP4946423B2 (en) | 2006-12-22 | 2012-06-06 | 日本電気株式会社 | Memory controller, computer, and data reading method |
KR100881393B1 (en) | 2006-12-28 | 2009-02-02 | 주식회사 하이닉스반도체 | Semiconductor memory device with mirror function |
US7945840B2 (en) | 2007-02-12 | 2011-05-17 | Micron Technology, Inc. | Memory array error correction apparatus, systems, and methods |
US7660952B2 (en) | 2007-03-01 | 2010-02-09 | International Business Machines Corporation | Data bus bandwidth scheduling in an FBDIMM memory system operating in variable latency mode |
US7408393B1 (en) | 2007-03-08 | 2008-08-05 | Inphi Corporation | Master-slave flip-flop and clocking scheme |
US7865660B2 (en) | 2007-04-16 | 2011-01-04 | Montage Technology Group Ltd. | Calibration of read/write memory access via advanced memory buffer |
US20100005218A1 (en) * | 2008-07-01 | 2010-01-07 | International Business Machines Corporation | Enhanced cascade interconnected memory system |
US8116144B2 (en) | 2008-10-15 | 2012-02-14 | Hewlett-Packard Development Company, L.P. | Memory module having a memory device configurable to different data pin configurations |
US7990797B2 (en) | 2009-02-11 | 2011-08-02 | Stec, Inc. | State of health monitored flash backed dram module |
-
2007
- 2007-02-08 US US11/672,921 patent/US9542352B2/en active Active
- 2007-10-30 US US11/929,225 patent/US9542353B2/en active Active
- 2007-10-30 US US11/929,261 patent/US20080109595A1/en not_active Abandoned
Patent Citations (99)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4069452A (en) * | 1976-09-15 | 1978-01-17 | Dana Laboratories, Inc. | Apparatus for automatically detecting values of periodically time varying signals |
US5083266A (en) * | 1986-12-26 | 1992-01-21 | Kabushiki Kaisha Toshiba | Microcomputer which enters sleep mode for a predetermined period of time on response to an activity of an input/output device |
US4912678A (en) * | 1987-09-26 | 1990-03-27 | Mitsubishi Denki Kabushiki Kaisha | Dynamic random access memory device with staggered refresh |
US4899107A (en) * | 1988-09-30 | 1990-02-06 | Micron Technology, Inc. | Discrete die burn-in for nonpackaged die |
US6032214A (en) * | 1990-04-18 | 2000-02-29 | Rambus Inc. | Method of operating a synchronous memory device having a variable data output length |
US6034918A (en) * | 1990-04-18 | 2000-03-07 | Rambus Inc. | Method of operating a memory having a variable data output length and a programmable register |
US6038195A (en) * | 1990-04-18 | 2000-03-14 | Rambus Inc. | Synchronous memory device having a delay time register and method of operating same |
US6035365A (en) * | 1990-04-18 | 2000-03-07 | Rambus Inc. | Dual clocked synchronous memory device having a delay time register and method of operating same |
US6032215A (en) * | 1990-04-18 | 2000-02-29 | Rambus Inc. | Synchronous memory device utilizing two external clocks |
US6697295B2 (en) * | 1990-04-18 | 2004-02-24 | Rambus Inc. | Memory device having a programmable register |
US6182184B1 (en) * | 1990-04-18 | 2001-01-30 | Rambus Inc. | Method of operating a memory device having a variable data input length |
US5278796A (en) * | 1991-04-12 | 1994-01-11 | Micron Technology, Inc. | Temperature-dependent DRAM refresh circuit |
US5872907A (en) * | 1991-12-16 | 1999-02-16 | International Business Machines Corporation | Fault tolerant design for identification of AC defects including variance of cycle time to maintain system operation |
US5388265A (en) * | 1992-03-06 | 1995-02-07 | Intel Corporation | Method and apparatus for placing an integrated circuit chip in a reduced power consumption state |
US5282177A (en) * | 1992-04-08 | 1994-01-25 | Micron Technology, Inc. | Multiple register block write method and circuit for video DRAMs |
US5384745A (en) * | 1992-04-27 | 1995-01-24 | Mitsubishi Denki Kabushiki Kaisha | Synchronous semiconductor memory device |
US5483497A (en) * | 1993-08-24 | 1996-01-09 | Fujitsu Limited | Semiconductor memory having a plurality of banks usable in a plurality of bank configurations |
US5502333A (en) * | 1994-03-30 | 1996-03-26 | International Business Machines Corporation | Semiconductor stack structures and fabrication/sparing methods utilizing programmable spare circuit |
US6992950B2 (en) * | 1994-10-06 | 2006-01-31 | Mosaid Technologies Incorporated | Delay locked loop implementation in a synchronous dynamic random access memory |
US5606710A (en) * | 1994-12-20 | 1997-02-25 | National Semiconductor Corporation | Multiple chip package processor having feed through paths on one die |
US5706247A (en) * | 1994-12-23 | 1998-01-06 | Micron Technology, Inc. | Self-enabling pulse-trapping circuit |
US5598376A (en) * | 1994-12-23 | 1997-01-28 | Micron Technology, Inc. | Distributed write data drivers for burst access memories |
US5721859A (en) * | 1994-12-23 | 1998-02-24 | Micron Technology, Inc. | Counter control circuit in a burst memory |
US5729503A (en) * | 1994-12-23 | 1998-03-17 | Micron Technology, Inc. | Address transition detection on a synchronous design |
US5610864A (en) * | 1994-12-23 | 1997-03-11 | Micron Technology, Inc. | Burst EDO memory device with maximized write cycle timing |
US5717654A (en) * | 1995-02-10 | 1998-02-10 | Micron Technology, Inc. | Burst EDO memory device with maximized write cycle timing |
US5860106A (en) * | 1995-07-13 | 1999-01-12 | Intel Corporation | Method and apparatus for dynamically adjusting power/performance characteristics of a memory subsystem |
US5724288A (en) * | 1995-08-30 | 1998-03-03 | Micron Technology, Inc. | Data communication for memory |
US5604714A (en) * | 1995-11-30 | 1997-02-18 | Micron Technology, Inc. | DRAM having multiple column address strobe operation |
US5729504A (en) * | 1995-12-14 | 1998-03-17 | Micron Technology, Inc. | Continuous burst edo memory device |
US5884088A (en) * | 1995-12-29 | 1999-03-16 | Intel Corporation | System, apparatus and method for managing power in a computer system |
US5859792A (en) * | 1996-05-15 | 1999-01-12 | Micron Electronics, Inc. | Circuit for on-board programming of PRD serial EEPROMs |
US5870347A (en) * | 1997-03-11 | 1999-02-09 | Micron Technology, Inc. | Multi-bank memory input/output line selection |
US6014339A (en) * | 1997-04-03 | 2000-01-11 | Fujitsu Limited | Synchronous DRAM whose power consumption is minimized |
US6338108B1 (en) * | 1997-04-15 | 2002-01-08 | Nec Corporation | Coprocessor-integrated packet-type memory LSI, packet-type memory/coprocessor bus, and control method thereof |
US5870350A (en) * | 1997-05-21 | 1999-02-09 | International Business Machines Corporation | High performance, high bandwidth memory bus architecture utilizing SDRAMs |
US5875142A (en) * | 1997-06-17 | 1999-02-23 | Micron Technology, Inc. | Integrated circuit with temperature detector |
US6362656B2 (en) * | 1997-06-27 | 2002-03-26 | Samsung Electronics Co., Ltd. | Integrated circuit memory devices having programmable output driver circuits therein |
US6208168B1 (en) * | 1997-06-27 | 2001-03-27 | Samsung Electronics Co., Ltd. | Output driver circuits having programmable pull-up and pull-down capability for driving variable loads |
US6034916A (en) * | 1997-11-18 | 2000-03-07 | Samsung Electronics Co., Ltd. | Data masking circuits and methods for integrated circuit memory devices, including data strobe signal synchronization |
US6016282A (en) * | 1998-05-28 | 2000-01-18 | Micron Technology, Inc. | Clock vernier adjustment |
US6199151B1 (en) * | 1998-06-05 | 2001-03-06 | Intel Corporation | Apparatus and method for storing a device row indicator for use in a subsequent page-miss memory cycle |
US6338113B1 (en) * | 1998-06-10 | 2002-01-08 | Mitsubishi Denki Kabushiki Kaisha | Memory module system having multiple memory modules |
US6510503B2 (en) * | 1998-07-27 | 2003-01-21 | Mosaid Technologies Incorporated | High bandwidth memory interface |
US20020019961A1 (en) * | 1998-08-28 | 2002-02-14 | Blodgett Greg A. | Device and method for repairing a semiconductor memory |
US6353561B1 (en) * | 1998-09-18 | 2002-03-05 | Fujitsu Limited | Semiconductor integrated circuit and method for controlling the same |
US6526471B1 (en) * | 1998-09-18 | 2003-02-25 | Digeo, Inc. | Method and apparatus for a high-speed memory subsystem |
US20020038405A1 (en) * | 1998-09-30 | 2002-03-28 | Michael W. Leddige | Method and apparatus for implementing multiple memory buses on a memory module |
US6038673A (en) * | 1998-11-03 | 2000-03-14 | Intel Corporation | Computer system with power management scheme for DRAM devices |
US6526484B1 (en) * | 1998-11-16 | 2003-02-25 | Infineon Technologies Ag | Methods and apparatus for reordering of the memory requests to achieve higher average utilization of the command and data bus |
US6044032A (en) * | 1998-12-03 | 2000-03-28 | Micron Technology, Inc. | Addressing scheme for a double data rate SDRAM |
US6526473B1 (en) * | 1999-04-07 | 2003-02-25 | Samsung Electronics Co., Ltd. | Memory module system for controlling data input and output by connecting selected memory modules to a data line |
US6336174B1 (en) * | 1999-08-09 | 2002-01-01 | Maxtor Corporation | Hardware assisted memory backup system and method |
US6363031B2 (en) * | 1999-11-03 | 2002-03-26 | Cypress Semiconductor Corp. | Circuit, architecture and method for reducing power consumption in a synchronous integrated circuit |
US20050044303A1 (en) * | 2000-01-05 | 2005-02-24 | Perego Richard E. | Memory system including an integrated circuit buffer device |
US7000062B2 (en) * | 2000-01-05 | 2006-02-14 | Rambus Inc. | System and method featuring a controller device and a memory module that includes an integrated circuit buffer device and a plurality of integrated circuit memory devices |
US7003618B2 (en) * | 2000-01-05 | 2006-02-21 | Rambus Inc. | System featuring memory modules that include an integrated circuit buffer devices |
US6839290B2 (en) * | 2000-01-13 | 2005-01-04 | Intel Corporation | Method, apparatus, and system for high speed data transfer using source synchronous data strobe |
US6356105B1 (en) * | 2000-06-28 | 2002-03-12 | Intel Corporation | Impedance control system for a center tapped termination bus |
US20020015340A1 (en) * | 2000-07-03 | 2002-02-07 | Victor Batinovich | Method and apparatus for memory module circuit interconnection |
US20020004897A1 (en) * | 2000-07-05 | 2002-01-10 | Min-Cheng Kao | Data processing apparatus for executing multiple instruction sets |
US7003639B2 (en) * | 2000-07-19 | 2006-02-21 | Rambus Inc. | Memory controller with power management logic |
US6356500B1 (en) * | 2000-08-23 | 2002-03-12 | Micron Technology, Inc. | Reduced power DRAM device and method |
US20040016994A1 (en) * | 2000-09-04 | 2004-01-29 | Siliconware Precision Industries Co., Ltd. | Semiconductor package and fabricating method thereof |
US6510097B2 (en) * | 2001-02-15 | 2003-01-21 | Oki Electric Industry Co., Ltd. | DRAM interface circuit providing continuous access across row boundaries |
US6674154B2 (en) * | 2001-03-01 | 2004-01-06 | Matsushita Electric Industrial Co., Ltd. | Lead frame with multiple rows of external terminals |
US7007175B2 (en) * | 2001-04-02 | 2006-02-28 | Via Technologies, Inc. | Motherboard with reduced power consumption |
US20030002262A1 (en) * | 2001-07-02 | 2003-01-02 | Martin Benisek | Electronic printed circuit board having a plurality of identically designed, housing-encapsulated semiconductor memories |
US20030021175A1 (en) * | 2001-07-27 | 2003-01-30 | Jong Tae Kwak | Low power type Rambus DRAM |
US20030026159A1 (en) * | 2001-07-31 | 2003-02-06 | Infineon Technologies North America Corp. | Fuse programmable I/O organization |
US20030041295A1 (en) * | 2001-08-24 | 2003-02-27 | Chien-Tzu Hou | Method of defects recovery and status display of dram |
US20030061458A1 (en) * | 2001-09-25 | 2003-03-27 | Wilcox Jeffrey R. | Memory control with lookahead power management |
US20030061459A1 (en) * | 2001-09-27 | 2003-03-27 | Nagi Aboulenein | Method and apparatus for memory access scheduling to reduce memory access latency |
US6684292B2 (en) * | 2001-09-28 | 2004-01-27 | Hewlett-Packard Development Company, L.P. | Memory module resync |
US7007095B2 (en) * | 2001-12-07 | 2006-02-28 | Redback Networks Inc. | Method and apparatus for unscheduled flow control in packet form |
US20040034732A1 (en) * | 2002-08-15 | 2004-02-19 | Network Appliance, Inc. | Apparatus and method for placing memory into self-refresh state |
US20040034755A1 (en) * | 2002-08-16 | 2004-02-19 | Laberge Paul A. | Latency reduction using negative clock edge and read flags |
US6986118B2 (en) * | 2002-09-27 | 2006-01-10 | Infineon Technologies Ag | Method for controlling semiconductor chips and control apparatus |
US6850449B2 (en) * | 2002-10-11 | 2005-02-01 | Nec Electronics Corp. | Semiconductor memory device having mode storing one bit data in two memory cells and method of controlling same |
US20060041711A1 (en) * | 2002-11-28 | 2006-02-23 | Renesas Technology Corporation | Memory module, memory system, and information device |
US6847582B2 (en) * | 2003-03-11 | 2005-01-25 | Micron Technology, Inc. | Low skew clock input buffer and method |
US7480774B2 (en) * | 2003-04-01 | 2009-01-20 | International Business Machines Corporation | Method for performing a command cancel function in a DRAM |
US20050044305A1 (en) * | 2003-07-08 | 2005-02-24 | Infineon Technologies Ag | Semiconductor memory module |
US20050021874A1 (en) * | 2003-07-25 | 2005-01-27 | Georgiou Christos J. | Single chip protocol converter |
US20050028038A1 (en) * | 2003-07-30 | 2005-02-03 | Pomaranski Ken Gary | Persistent volatile memory fault tracking |
US6845055B1 (en) * | 2003-11-06 | 2005-01-18 | Fujitsu Limited | Semiconductor memory capable of transitioning from a power-down state in a synchronous mode to a standby state in an asynchronous mode without setting by a control register |
US20050018495A1 (en) * | 2004-01-29 | 2005-01-27 | Netlist, Inc. | Arrangement of integrated circuits in a memory module |
US20060010339A1 (en) * | 2004-06-24 | 2006-01-12 | Klein Dean A | Memory system and method having selective ECC during low power refresh |
US20060041730A1 (en) * | 2004-08-19 | 2006-02-23 | Larson Douglas A | Memory command delay balancing in a daisy-chained memory topology |
US20060039205A1 (en) * | 2004-08-23 | 2006-02-23 | Cornelius William P | Reducing the number of power and ground pins required to drive address signals to memory modules |
US7317250B2 (en) * | 2004-09-30 | 2008-01-08 | Kingston Technology Corporation | High density memory card assembly |
US20080010435A1 (en) * | 2005-06-24 | 2008-01-10 | Michael John Sebastian Smith | Memory systems and memory modules |
US20070005998A1 (en) * | 2005-06-30 | 2007-01-04 | Sandeep Jain | Various apparatuses and methods for reduced power states in system memory |
US20080002447A1 (en) * | 2006-06-29 | 2008-01-03 | Smart Modular Technologies, Inc. | Memory supermodule utilizing point to point serial data links |
US7474576B2 (en) * | 2006-07-24 | 2009-01-06 | Kingston Technology Corp. | Repairing Advanced-Memory Buffer (AMB) with redundant memory buffer for repairing DRAM on a fully-buffered memory-module |
US20080028135A1 (en) * | 2006-07-31 | 2008-01-31 | Metaram, Inc. | Multiple-component memory interface system and method |
US20080028137A1 (en) * | 2006-07-31 | 2008-01-31 | Schakel Keith R | Method and Apparatus For Refresh Management of Memory Modules |
US20090024790A1 (en) * | 2006-07-31 | 2009-01-22 | Suresh Natarajan Rajan | Memory circuit system and method |
US20090024789A1 (en) * | 2007-07-18 | 2009-01-22 | Suresh Natarajan Rajan | Memory circuit system and method |
Cited By (164)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8386833B2 (en) | 2005-06-24 | 2013-02-26 | Google Inc. | Memory systems and memory modules |
US20090290442A1 (en) * | 2005-06-24 | 2009-11-26 | Rajan Suresh N | Method and circuit for configuring memory core integrated circuit dies with memory interface integrated circuit dies |
US10013371B2 (en) | 2005-06-24 | 2018-07-03 | Google Llc | Configurable memory circuit system and method |
US8949519B2 (en) | 2005-06-24 | 2015-02-03 | Google Inc. | Simulating a memory circuit |
US8615679B2 (en) | 2005-06-24 | 2013-12-24 | Google Inc. | Memory modules with reliability and serviceability functions |
US9171585B2 (en) | 2005-06-24 | 2015-10-27 | Google Inc. | Configurable memory circuit system and method |
US9507739B2 (en) | 2005-06-24 | 2016-11-29 | Google Inc. | Configurable memory circuit system and method |
US8359187B2 (en) | 2005-06-24 | 2013-01-22 | Google Inc. | Simulating a different number of memory circuit devices |
US7990746B2 (en) | 2005-06-24 | 2011-08-02 | Google Inc. | Method and circuit for configuring memory core integrated circuit dies with memory interface integrated circuit dies |
US8060774B2 (en) | 2005-06-24 | 2011-11-15 | Google Inc. | Memory systems and memory modules |
US8773937B2 (en) | 2005-06-24 | 2014-07-08 | Google Inc. | Memory refresh apparatus and method |
US8213205B2 (en) | 2005-09-02 | 2012-07-03 | Google Inc. | Memory system including multiple memory stacks |
US8582339B2 (en) | 2005-09-02 | 2013-11-12 | Google Inc. | System including memory stacks |
US8619452B2 (en) | 2005-09-02 | 2013-12-31 | Google Inc. | Methods and apparatus of stacking DRAMs |
US8811065B2 (en) | 2005-09-02 | 2014-08-19 | Google Inc. | Performing error detection on DRAMs |
US9727458B2 (en) | 2006-02-09 | 2017-08-08 | Google Inc. | Translating an address associated with a command communicated between a system and memory circuits |
US9542353B2 (en) | 2006-02-09 | 2017-01-10 | Google Inc. | System and method for reducing command scheduling constraints of memory circuits |
US9632929B2 (en) | 2006-02-09 | 2017-04-25 | Google Inc. | Translating an address associated with a command communicated between a system and memory circuits |
US8089795B2 (en) | 2006-02-09 | 2012-01-03 | Google Inc. | Memory module with memory stack and interface with enhanced capabilities |
US8797779B2 (en) | 2006-02-09 | 2014-08-05 | Google Inc. | Memory module with memory stack and interface with enhanced capabilites |
US8566556B2 (en) | 2006-02-09 | 2013-10-22 | Google Inc. | Memory module with memory stack and interface with enhanced capabilities |
US8745321B2 (en) | 2006-07-31 | 2014-06-03 | Google Inc. | Simulating a memory standard |
US8327104B2 (en) | 2006-07-31 | 2012-12-04 | Google Inc. | Adjusting the timing of signals associated with a memory system |
US20080133825A1 (en) * | 2006-07-31 | 2008-06-05 | Suresh Natarajan Rajan | System and method for simulating an aspect of a memory circuit |
US8041881B2 (en) | 2006-07-31 | 2011-10-18 | Google Inc. | Memory device with emulated characteristics |
US8090897B2 (en) | 2006-07-31 | 2012-01-03 | Google Inc. | System and method for simulating an aspect of a memory circuit |
US8112266B2 (en) | 2006-07-31 | 2012-02-07 | Google Inc. | Apparatus for simulating an aspect of a memory circuit |
US8601204B2 (en) | 2006-07-31 | 2013-12-03 | Google Inc. | Simulating a refresh operation latency |
US8122207B2 (en) | 2006-07-31 | 2012-02-21 | Google Inc. | Apparatus and method for power management of memory circuits by a system or component thereof |
US8595419B2 (en) | 2006-07-31 | 2013-11-26 | Google Inc. | Memory apparatus operable to perform a power-saving operation |
US8154935B2 (en) | 2006-07-31 | 2012-04-10 | Google Inc. | Delaying a signal communicated from a system to at least one of a plurality of memory circuits |
US8019589B2 (en) | 2006-07-31 | 2011-09-13 | Google Inc. | Memory apparatus operable to perform a power-saving operation |
US8181048B2 (en) | 2006-07-31 | 2012-05-15 | Google Inc. | Performing power management operations |
US8631220B2 (en) | 2006-07-31 | 2014-01-14 | Google Inc. | Adjusting the timing of signals associated with a memory system |
US8868829B2 (en) | 2006-07-31 | 2014-10-21 | Google Inc. | Memory circuit system and method |
US8244971B2 (en) | 2006-07-31 | 2012-08-14 | Google Inc. | Memory circuit system and method |
US9047976B2 (en) | 2006-07-31 | 2015-06-02 | Google Inc. | Combined signal delay and power saving for use with a plurality of memory circuits |
US8280714B2 (en) | 2006-07-31 | 2012-10-02 | Google Inc. | Memory circuit simulation system and method with refresh capabilities |
US8077535B2 (en) | 2006-07-31 | 2011-12-13 | Google Inc. | Memory refresh apparatus and method |
US8667312B2 (en) | 2006-07-31 | 2014-03-04 | Google Inc. | Performing power management operations |
US8340953B2 (en) | 2006-07-31 | 2012-12-25 | Google, Inc. | Memory circuit simulation with power saving capabilities |
US20100257304A1 (en) * | 2006-07-31 | 2010-10-07 | Google Inc. | Apparatus and method for power management of memory circuits by a system or component thereof |
US8566516B2 (en) | 2006-07-31 | 2013-10-22 | Google Inc. | Refresh management of memory modules |
US7724589B2 (en) | 2006-07-31 | 2010-05-25 | Google Inc. | System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits |
US8972673B2 (en) | 2006-07-31 | 2015-03-03 | Google Inc. | Power management of memory circuits by virtual memory simulation |
US8671244B2 (en) | 2006-07-31 | 2014-03-11 | Google Inc. | Simulating a memory standard |
US8407412B2 (en) | 2006-07-31 | 2013-03-26 | Google Inc. | Power management of memory circuits by virtual memory simulation |
US8796830B1 (en) | 2006-09-01 | 2014-08-05 | Google Inc. | Stackable low-profile lead frame package |
US8397013B1 (en) | 2006-10-05 | 2013-03-12 | Google Inc. | Hybrid memory module |
US8370566B2 (en) | 2006-10-05 | 2013-02-05 | Google Inc. | System and method for increasing capacity, performance, and flexibility of flash storage |
US8977806B1 (en) | 2006-10-05 | 2015-03-10 | Google Inc. | Hybrid memory module |
US8751732B2 (en) | 2006-10-05 | 2014-06-10 | Google Inc. | System and method for increasing capacity, performance, and flexibility of flash storage |
US8055833B2 (en) | 2006-10-05 | 2011-11-08 | Google Inc. | System and method for increasing capacity, performance, and flexibility of flash storage |
US8446781B1 (en) | 2006-11-13 | 2013-05-21 | Google Inc. | Multi-rank partial width memory modules |
US8760936B1 (en) | 2006-11-13 | 2014-06-24 | Google Inc. | Multi-rank partial width memory modules |
US8130560B1 (en) | 2006-11-13 | 2012-03-06 | Google Inc. | Multi-rank partial width memory modules |
US8209479B2 (en) | 2007-07-18 | 2012-06-26 | Google Inc. | Memory circuit system and method |
US8080874B1 (en) | 2007-09-14 | 2011-12-20 | Google Inc. | Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween |
US20090077436A1 (en) * | 2007-09-17 | 2009-03-19 | Asustek Computer Inc. | Method for recording memory parameter and method for optimizing memory |
US7958409B2 (en) * | 2007-09-17 | 2011-06-07 | Asustek Computer Inc. | Method for recording memory parameter and method for optimizing memory |
US8675429B1 (en) | 2007-11-16 | 2014-03-18 | Google Inc. | Optimal channel design for memory devices for providing a high-speed memory interface |
US8111566B1 (en) | 2007-11-16 | 2012-02-07 | Google, Inc. | Optimal channel design for memory devices for providing a high-speed memory interface |
US8705240B1 (en) | 2007-12-18 | 2014-04-22 | Google Inc. | Embossed heat spreader |
US8081474B1 (en) | 2007-12-18 | 2011-12-20 | Google Inc. | Embossed heat spreader |
US8730670B1 (en) | 2007-12-18 | 2014-05-20 | Google Inc. | Embossed heat spreader |
US8631193B2 (en) | 2008-02-21 | 2014-01-14 | Google Inc. | Emulation of abstracted DIMMS using abstracted DRAMS |
US8438328B2 (en) | 2008-02-21 | 2013-05-07 | Google Inc. | Emulation of abstracted DIMMs using abstracted DRAMs |
US8762675B2 (en) | 2008-06-23 | 2014-06-24 | Google Inc. | Memory system for synchronous data transmission |
US8386722B1 (en) | 2008-06-23 | 2013-02-26 | Google Inc. | Stacked DIMM memory interface |
US7717752B2 (en) | 2008-07-01 | 2010-05-18 | International Business Machines Corporation | 276-pin buffered memory module with enhanced memory system interconnect and features |
US20100005218A1 (en) * | 2008-07-01 | 2010-01-07 | International Business Machines Corporation | Enhanced cascade interconnected memory system |
US20100005206A1 (en) * | 2008-07-01 | 2010-01-07 | International Business Machines Corporation | Automatic read data flow control in a cascade interconnect memory system |
US20100005219A1 (en) * | 2008-07-01 | 2010-01-07 | International Business Machines Corporation | 276-pin buffered memory module with enhanced memory system interconnect and features |
US20100003837A1 (en) * | 2008-07-01 | 2010-01-07 | International Business Machines Corporation | 276-pin buffered memory module with enhanced memory system interconnect and features |
US20100005220A1 (en) * | 2008-07-01 | 2010-01-07 | International Business Machines Corporation | 276-pin buffered memory module with enhanced memory system interconnect and features |
US20100005212A1 (en) * | 2008-07-01 | 2010-01-07 | International Business Machines Corporation | Providing a variable frame format protocol in a cascade interconnected memory system |
US20100005214A1 (en) * | 2008-07-01 | 2010-01-07 | International Business Machines Corporation | Enhancing bus efficiency in a memory system |
US8335894B1 (en) | 2008-07-25 | 2012-12-18 | Google Inc. | Configurable memory system with interface circuit |
US8819356B2 (en) | 2008-07-25 | 2014-08-26 | Google Inc. | Configurable multirank memory system with interface circuit |
US20100180179A1 (en) * | 2009-01-13 | 2010-07-15 | International Business Machines Corporation | Protecting and migrating memory lines |
US8612839B2 (en) | 2009-01-13 | 2013-12-17 | International Business Machines Corporation | Protecting and migrating memory lines |
US8261174B2 (en) | 2009-01-13 | 2012-09-04 | International Business Machines Corporation | Protecting and migrating memory lines |
US20100293325A1 (en) * | 2009-01-23 | 2010-11-18 | Cypress Semiconductor Corporation | Memory devices and systems including multi-speed access of memory modules |
US9836416B2 (en) | 2009-01-23 | 2017-12-05 | Cypress Semiconductor Corporation | Memory devices and systems including multi-speed access of memory modules |
US8572320B1 (en) | 2009-01-23 | 2013-10-29 | Cypress Semiconductor Corporation | Memory devices and systems including cache devices for memory modules |
US9390783B1 (en) | 2009-01-23 | 2016-07-12 | Cypress Semiconductor Corporation | Memory devices and systems including cache devices for memory modules |
US8725983B2 (en) | 2009-01-23 | 2014-05-13 | Cypress Semiconductor Corporation | Memory devices and systems including multi-speed access of memory modules |
US8169233B2 (en) | 2009-06-09 | 2012-05-01 | Google Inc. | Programming of DIMM termination resistance values |
US8588017B2 (en) | 2010-10-20 | 2013-11-19 | Samsung Electronics Co., Ltd. | Memory circuits, systems, and modules for performing DRAM refresh operations and methods of operating the same |
US9158546B1 (en) | 2011-04-06 | 2015-10-13 | P4tents1, LLC | Computer program product for fetching from a first physical memory between an execution of a plurality of threads associated with a second physical memory |
US9223507B1 (en) | 2011-04-06 | 2015-12-29 | P4tents1, LLC | System, method and computer program product for fetching data between an execution of a plurality of threads |
US9195395B1 (en) | 2011-04-06 | 2015-11-24 | P4tents1, LLC | Flash/DRAM/embedded DRAM-equipped system and method |
US9189442B1 (en) | 2011-04-06 | 2015-11-17 | P4tents1, LLC | Fetching data between thread execution in a flash/DRAM/embedded DRAM-equipped system |
US9182914B1 (en) | 2011-04-06 | 2015-11-10 | P4tents1, LLC | System, method and computer program product for multi-thread operation involving first memory of a first memory class and second memory of a second memory class |
US9176671B1 (en) | 2011-04-06 | 2015-11-03 | P4tents1, LLC | Fetching data between thread execution in a flash/DRAM/embedded DRAM-equipped system |
US9170744B1 (en) | 2011-04-06 | 2015-10-27 | P4tents1, LLC | Computer program product for controlling a flash/DRAM/embedded DRAM-equipped system |
US9164679B2 (en) | 2011-04-06 | 2015-10-20 | Patents1, Llc | System, method and computer program product for multi-thread operation involving first memory of a first memory class and second memory of a second memory class |
US8930647B1 (en) | 2011-04-06 | 2015-01-06 | P4tents1, LLC | Multiple class memory systems |
US10551966B1 (en) | 2011-08-05 | 2020-02-04 | P4tents1, LLC | Gesture-equipped touch screen system, method, and computer program product |
US10222893B1 (en) | 2011-08-05 | 2019-03-05 | P4tents1, LLC | Pressure-based touch screen system, method, and computer program product with virtual display layers |
US10120480B1 (en) | 2011-08-05 | 2018-11-06 | P4tents1, LLC | Application-specific pressure-sensitive touch screen system, method, and computer program product |
US10146353B1 (en) | 2011-08-05 | 2018-12-04 | P4tents1, LLC | Touch screen system, method, and computer program product |
US10156921B1 (en) | 2011-08-05 | 2018-12-18 | P4tents1, LLC | Tri-state gesture-equipped touch screen system, method, and computer program product |
US10162448B1 (en) | 2011-08-05 | 2018-12-25 | P4tents1, LLC | System, method, and computer program product for a pressure-sensitive touch screen for messages |
US10203794B1 (en) | 2011-08-05 | 2019-02-12 | P4tents1, LLC | Pressure-sensitive home interface system, method, and computer program product |
US10209809B1 (en) | 2011-08-05 | 2019-02-19 | P4tents1, LLC | Pressure-sensitive touch screen system, method, and computer program product for objects |
US10209806B1 (en) | 2011-08-05 | 2019-02-19 | P4tents1, LLC | Tri-state gesture-equipped touch screen system, method, and computer program product |
US10209807B1 (en) | 2011-08-05 | 2019-02-19 | P4tents1, LLC | Pressure sensitive touch screen system, method, and computer program product for hyperlinks |
US10209808B1 (en) | 2011-08-05 | 2019-02-19 | P4tents1, LLC | Pressure-based interface system, method, and computer program product with virtual display layers |
US10222892B1 (en) | 2011-08-05 | 2019-03-05 | P4tents1, LLC | System, method, and computer program product for a multi-pressure selection touch screen |
US10222895B1 (en) | 2011-08-05 | 2019-03-05 | P4tents1, LLC | Pressure-based touch screen system, method, and computer program product with virtual display layers |
US10649578B1 (en) | 2011-08-05 | 2020-05-12 | P4tents1, LLC | Gesture-equipped touch screen system, method, and computer program product |
US10222891B1 (en) | 2011-08-05 | 2019-03-05 | P4tents1, LLC | Setting interface system, method, and computer program product for a multi-pressure selection touch screen |
US10222894B1 (en) | 2011-08-05 | 2019-03-05 | P4tents1, LLC | System, method, and computer program product for a multi-pressure selection touch screen |
US10275087B1 (en) | 2011-08-05 | 2019-04-30 | P4tents1, LLC | Devices, methods, and graphical user interfaces for manipulating user interface objects with visual and/or haptic feedback |
US10275086B1 (en) | 2011-08-05 | 2019-04-30 | P4tents1, LLC | Gesture-equipped touch screen system, method, and computer program product |
US10338736B1 (en) | 2011-08-05 | 2019-07-02 | P4tents1, LLC | Devices, methods, and graphical user interfaces for manipulating user interface objects with visual and/or haptic feedback |
US10345961B1 (en) | 2011-08-05 | 2019-07-09 | P4tents1, LLC | Devices and methods for navigating between user interfaces |
US10365758B1 (en) | 2011-08-05 | 2019-07-30 | P4tents1, LLC | Devices, methods, and graphical user interfaces for manipulating user interface objects with visual and/or haptic feedback |
US10386960B1 (en) | 2011-08-05 | 2019-08-20 | P4tents1, LLC | Devices, methods, and graphical user interfaces for manipulating user interface objects with visual and/or haptic feedback |
US11740727B1 (en) | 2011-08-05 | 2023-08-29 | P4Tents1 Llc | Devices, methods, and graphical user interfaces for manipulating user interface objects with visual and/or haptic feedback |
US11061503B1 (en) | 2011-08-05 | 2021-07-13 | P4tents1, LLC | Devices, methods, and graphical user interfaces for manipulating user interface objects with visual and/or haptic feedback |
US10996787B1 (en) | 2011-08-05 | 2021-05-04 | P4tents1, LLC | Gesture-equipped touch screen system, method, and computer program product |
US10521047B1 (en) | 2011-08-05 | 2019-12-31 | P4tents1, LLC | Gesture-equipped touch screen system, method, and computer program product |
US10534474B1 (en) | 2011-08-05 | 2020-01-14 | P4tents1, LLC | Gesture-equipped touch screen system, method, and computer program product |
US10540039B1 (en) | 2011-08-05 | 2020-01-21 | P4tents1, LLC | Devices and methods for navigating between user interface |
US9417754B2 (en) | 2011-08-05 | 2016-08-16 | P4tents1, LLC | User interface system, method, and computer program product |
US10592039B1 (en) | 2011-08-05 | 2020-03-17 | P4tents1, LLC | Gesture-equipped touch screen system, method, and computer program product for displaying multiple active applications |
US10649580B1 (en) | 2011-08-05 | 2020-05-12 | P4tents1, LLC | Devices, methods, and graphical use interfaces for manipulating user interface objects with visual and/or haptic feedback |
US10642413B1 (en) | 2011-08-05 | 2020-05-05 | P4tents1, LLC | Gesture-equipped touch screen system, method, and computer program product |
US10656758B1 (en) | 2011-08-05 | 2020-05-19 | P4tents1, LLC | Gesture-equipped touch screen system, method, and computer program product |
US10031607B1 (en) | 2011-08-05 | 2018-07-24 | P4tents1, LLC | System, method, and computer program product for a multi-pressure selection touch screen |
US10606396B1 (en) | 2011-08-05 | 2020-03-31 | P4tents1, LLC | Gesture-equipped touch screen methods for duration-based functions |
US10649581B1 (en) | 2011-08-05 | 2020-05-12 | P4tents1, LLC | Devices, methods, and graphical user interfaces for manipulating user interface objects with visual and/or haptic feedback |
US10649571B1 (en) | 2011-08-05 | 2020-05-12 | P4tents1, LLC | Devices, methods, and graphical user interfaces for manipulating user interface objects with visual and/or haptic feedback |
US10649579B1 (en) | 2011-08-05 | 2020-05-12 | P4tents1, LLC | Devices, methods, and graphical user interfaces for manipulating user interface objects with visual and/or haptic feedback |
US10656756B1 (en) | 2011-08-05 | 2020-05-19 | P4tents1, LLC | Gesture-equipped touch screen system, method, and computer program product |
US10656754B1 (en) | 2011-08-05 | 2020-05-19 | P4tents1, LLC | Devices and methods for navigating between user interfaces |
US10656755B1 (en) | 2011-08-05 | 2020-05-19 | P4tents1, LLC | Gesture-equipped touch screen system, method, and computer program product |
US10656759B1 (en) | 2011-08-05 | 2020-05-19 | P4tents1, LLC | Devices, methods, and graphical user interfaces for manipulating user interface objects with visual and/or haptic feedback |
US10656753B1 (en) | 2011-08-05 | 2020-05-19 | P4tents1, LLC | Gesture-equipped touch screen system, method, and computer program product |
US10656752B1 (en) | 2011-08-05 | 2020-05-19 | P4tents1, LLC | Gesture-equipped touch screen system, method, and computer program product |
US10656757B1 (en) | 2011-08-05 | 2020-05-19 | P4tents1, LLC | Gesture-equipped touch screen system, method, and computer program product |
US10664097B1 (en) | 2011-08-05 | 2020-05-26 | P4tents1, LLC | Devices, methods, and graphical user interfaces for manipulating user interface objects with visual and/or haptic feedback |
US10671213B1 (en) | 2011-08-05 | 2020-06-02 | P4tents1, LLC | Devices, methods, and graphical user interfaces for manipulating user interface objects with visual and/or haptic feedback |
US10671212B1 (en) | 2011-08-05 | 2020-06-02 | P4tents1, LLC | Gesture-equipped touch screen system, method, and computer program product |
US10936114B1 (en) | 2011-08-05 | 2021-03-02 | P4tents1, LLC | Gesture-equipped touch screen system, method, and computer program product |
US10725581B1 (en) | 2011-08-05 | 2020-07-28 | P4tents1, LLC | Devices, methods and graphical user interfaces for manipulating user interface objects with visual and/or haptic feedback |
US10782819B1 (en) | 2011-08-05 | 2020-09-22 | P4tents1, LLC | Gesture-equipped touch screen system, method, and computer program product |
US10788931B1 (en) | 2011-08-05 | 2020-09-29 | P4tents1, LLC | Devices, methods, and graphical user interfaces for manipulating user interface objects with visual and/or haptic feedback |
US10838542B1 (en) | 2011-08-05 | 2020-11-17 | P4tents1, LLC | Gesture-equipped touch screen system, method, and computer program product |
US10075165B2 (en) | 2014-10-28 | 2018-09-11 | SK Hynix Inc. | Calibration circuit and calibration apparatus including the same |
US10897253B2 (en) | 2014-10-28 | 2021-01-19 | SK Hynix Inc. | Calibration circuit and calibration apparatus including the same |
US10491215B2 (en) | 2014-10-28 | 2019-11-26 | SK Hynix Inc. | Calibration circuit and calibration apparatus including the same |
US11082043B2 (en) | 2014-10-28 | 2021-08-03 | SK Hynix Inc. | Memory device |
US9716497B2 (en) | 2014-10-28 | 2017-07-25 | SK Hynix Inc. | Calibration circuit and calibration apparatus including the same |
US11755255B2 (en) | 2014-10-28 | 2023-09-12 | SK Hynix Inc. | Memory device comprising a plurality of memories sharing a resistance for impedance matching |
USRE49496E1 (en) | 2015-07-30 | 2023-04-18 | SK Hynix Inc. | Semiconductor device |
US10860258B2 (en) | 2015-12-24 | 2020-12-08 | SK Hynix Inc. | Control circuit, memory device including the same, and method |
US11347444B2 (en) | 2015-12-24 | 2022-05-31 | SK Hynix Inc. | Memory device for controlling operations according to different access units of memory |
US11036396B2 (en) | 2016-04-19 | 2021-06-15 | SK Hynix Inc. | Media controller and data storage apparatus including the same |
US10679722B2 (en) | 2016-08-26 | 2020-06-09 | Sandisk Technologies Llc | Storage system with several integrated components and method for use therewith |
US11610642B2 (en) | 2016-08-26 | 2023-03-21 | Sandisk Technologies Llc | Storage system with multiple components and method for use therewith |
US11211141B2 (en) | 2016-08-26 | 2021-12-28 | Sandisk Technologies Llc | Storage system with multiple components and method for use therewith |
Also Published As
Publication number | Publication date |
---|---|
US9542352B2 (en) | 2017-01-10 |
US20080120443A1 (en) | 2008-05-22 |
US20070204075A1 (en) | 2007-08-30 |
US9542353B2 (en) | 2017-01-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9727458B2 (en) | Translating an address associated with a command communicated between a system and memory circuits | |
US9542352B2 (en) | System and method for reducing command scheduling constraints of memory circuits | |
US8407412B2 (en) | Power management of memory circuits by virtual memory simulation | |
DK2696290T3 (en) | Memory circuit system and method | |
US7761724B2 (en) | Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit | |
US7730338B2 (en) | Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits | |
US7472220B2 (en) | Interface circuit system and method for performing power management operations utilizing power management signals | |
US7590796B2 (en) | System and method for power management in memory systems | |
US8386722B1 (en) | Stacked DIMM memory interface | |
US20080027703A1 (en) | Memory circuit simulation system and method with refresh capabilities | |
WO2007095080A2 (en) | Memory circuit system and method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: GOOGLE INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:METARAM, INC.;REEL/FRAME:023525/0835 Effective date: 20090911 Owner name: GOOGLE INC.,CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:METARAM, INC.;REEL/FRAME:023525/0835 Effective date: 20090911 |
|
AS | Assignment |
Owner name: METARAM, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:RAJAN, SURESH NATARAJAN;SCHAKEL, KEITH R.;SMITH, MICHAEL JOHN SEBASTAIN;AND OTHERS;SIGNING DATES FROM 20070404 TO 20070413;REEL/FRAME:024716/0804 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: GOOGLE LLC, CALIFORNIA Free format text: CHANGE OF NAME;ASSIGNOR:GOOGLE INC.;REEL/FRAME:044142/0357 Effective date: 20170929 |