US20030026159A1 - Fuse programmable I/O organization - Google Patents

Fuse programmable I/O organization Download PDF

Info

Publication number
US20030026159A1
US20030026159A1 US10/210,628 US21062802A US2003026159A1 US 20030026159 A1 US20030026159 A1 US 20030026159A1 US 21062802 A US21062802 A US 21062802A US 2003026159 A1 US2003026159 A1 US 2003026159A1
Authority
US
United States
Prior art keywords
fuse
circuit
circuitry
blown
blowing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US10/210,628
Other versions
US6707746B2 (en
Inventor
Gerd Frankowsky
Barbara Vasquez
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Polaris Innovations Ltd
Original Assignee
Infineon Technologies North America Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US30899801P priority Critical
Assigned to INFINEON TECHNOLOGIES NORTH AMERICA CORP. reassignment INFINEON TECHNOLOGIES NORTH AMERICA CORP. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: FRANKOWSKY, GERD, VASQUEZ, BARBARA
Priority to US10/210,628 priority patent/US6707746B2/en
Application filed by Infineon Technologies North America Corp filed Critical Infineon Technologies North America Corp
Publication of US20030026159A1 publication Critical patent/US20030026159A1/en
Assigned to INFINEON TECHNOLOGIES AG reassignment INFINEON TECHNOLOGIES AG ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INFINEON TECHNOLOGIES NORTH AMERICA CORP.
Application granted granted Critical
Publication of US6707746B2 publication Critical patent/US6707746B2/en
Assigned to QIMONDA AG reassignment QIMONDA AG ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INFINEON TECHNOLOGIES AG
Assigned to INFINEON TECHNOLOGIES AG reassignment INFINEON TECHNOLOGIES AG ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: QIMONDA AG
Assigned to POLARIS INNOVATIONS LIMITED reassignment POLARIS INNOVATIONS LIMITED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INFINEON TECHNOLOGIES AG
Application status is Active legal-status Critical
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1045Read-write mode select circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2207/00Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/10Aspects relating to interfaces of memory device to external buses
    • G11C2207/105Aspects related to pads, pins or terminals
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2207/00Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22Control and timing of internal memory operations
    • G11C2207/2254Calibration

Abstract

Circuitry using fuse and anti-fuse latches (62) for selecting the number of input/output channels (98, 109) after encapsulation is disclosed. The various embodiments allow conventional bond pads (14, 16, 18) to be used for initial selection of the number of input/output channels prior to encapsulation. However, by providing different selection signals (52, 54), the number of input/output channels may be changed by the user at any time after encapsulation. Other embodiments employ “enable” latch circuits (133,135) allow the initial selection by the users at any time after encapsulation, and then at least one more subsequent selection.

Description

  • This patent claims the benefit of U.S. Provisional Patent Application Serial No. 60/308,998, filed on Jul. 31, 2001.[0001]
  • TECHNICAL FIELD
  • The present invention relates to semiconductor devices such as memory chips and related processes wherein the device may be configured for providing a selected number of input/output channels, and more specifically, the invention relates to methods and circuitry for initially selecting or changing the selection of the input/output channel organization after the semiconductor device has been encapsulated. The features of the invention may also be used to reduce the time required for product testing. For example, the configuration can be preset during fabrication or bond option to the configuration that allows the shortest or most efficient testing. The tested package can when necessary be reconfigured to a customer's requirement according to the teachings of the invention. As used herewith, the term input/output is intended to cover an input configuration only, an output configuration only or configuration which includes both input and output signals. It should also be appreciated that the features of this invention are also applicable to flip-chip packages and flip-chip circuits mounted on a board. [0002]
  • BACKGROUND OF THE INVENTION
  • As will be recognized by those skilled in the art, it is common to provide basic semiconductor devices such as memory chips which are identical internally, but may be configured to provide various input/output channel configurations. For example, a typical memory chip may be configured to provide 4, 8, 16 or even 32 input/output channels. According to prior art methods, such devices or chips are configured for a specific number of input/output channels by connecting selected bond pads to a V[0003] DD (or Vss) power source by means of bond wires. Once a chip or semiconductor device is packaged or encapsulated, neither the unused bond pads nor the previously connected bond wires are accessible. Consequently, it is not possible to reconfigure or otherwise change the input/output channel organization or selection.
  • Unfortunately, an input/output channel selection or organization initially established on a large number of encapsulated semiconductor devices may for various reasons no longer be marketable. Consequently, the chip is often simply destroyed, or at best, sold at a deep discount. [0004]
  • Therefore, it is an objective of the present invention to provide encapsulated semiconductor devices which may allow a choice of selected input/output configurations. [0005]
  • It is another object of the present invention to provide semiconductor devices which have an initial input/output configuration at the time of encapsulation, but which can still be changed to a different input/output configuration after encapsulation. [0006]
  • It is yet another object of the present invention to provide encapsulated semiconductor devices wherein a first input/output configuration is selected after encapsulation and subsequently the selected input/output configuration is changed to a second input/output configuration which is different than the first configuration. [0007]
  • SUMMARY OF THE INVENTION
  • The methods and circuitry of the invention uses latch fuse circuitry (both regular fuses and anti-fuses) to allow initial input/output channel configuration after encapsulation or reconfiguration from an initial configuration after encapsulation. Furthermore, the features of the invention are also applicable to flip-chip packages and braid mounted flip-chips. According to one embodiment of the invention, fuse latch circuitry provides a selection signal to a x4, x8 or other appropriate selection circuit after encapsulation. The selection signal from the fuse latch circuitry is determined by blowing fuses or anti-fuse to control the selection signal. Other embodiments include parallel circuitry such that a first set of fuse latch circuits can be disabled at the same time as a second set of fuse latch circuits are enabled. This allows for the reconfiguration.[0008]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1[0009] a, 1 b, and 1 c illustrate a prior art chip wherein the input/output configuration is selected for a 16, 8, and a 4, input/output configuration by attaching connecting wires to bond pads.
  • FIGS. 2[0010] a, 2 b, 2 c and 2 d illustrate different embodiments of latch-type fuse and anti-fuse circuits suitable for configuring the input/output channel organization according to the teachings of the present invention.
  • FIGS. 3[0011] a and 3 b illustrate an embodiment wherein the initial input/output channel organization or configuration is set at x16 by connecting a bond wire to a bond pad, but which can be reconfigured according to the teachings of the present invention.
  • FIG. 4 illustrates an embodiment of the present invention wherein the input/output channel organization is selected and set after encapsulation of the semiconductor device in response to a customer's order, but which can be reconfigured for different usage at a later date. [0012]
  • FIG. 5 illustrates another embodiment of the invention wherein the original input/output configuration is set according to the prior art by connecting bond wires to bond pads. The configuration can then be changed by disabling the bond option configuration and enabling a latch circuit[0013]
  • Corresponding numerals and symbols in the different figures refer to corresponding parts unless otherwise indicated. The figures are drawn to clearly illustrate the relevant aspects of the preferred embodiments, and are not necessarily drawn to scale. [0014]
  • DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
  • Referring now to FIGS. 1[0015] a, 1 b and 1 c, there is shown the typical prior art configuration wherein a memory chip or other semiconductor device 10 is placed in a “lead frame or substrate” 12 after which bond wires are connected between bond pads such as bond pad 14, 16 and 18 on the chip 10 are connected to individual fingers such as fingers 22, 24, 26 and 28 of the lead frame or substrate 12 as indicated by connecting wire 30. In the embodiment shown in FIG. 1a, there is a single bond wire or connecting lead 30 between finger 22 of the lead frame or substrate 12 and the VDD bond pad 14 such that power is provided from the lead frame or substrate 12 by means of finger 22 through the connecting wire 30 to the VDD bond pad 14 on the chip 10.
  • In a similar manner, and according to the embodiment of FIG. 1[0016] b, the VDD bond pad 14 is connected to lead frame or substrate 12 by 22 of finger connecting wire 30, but includes a further bond wire 32 connected from finger 22 of lead frame or substrate 12 to the bond pad 16. As will be appreciated by those skilled in the art, the configuration of FIG. 1a provides a x16 input/output configuration, whereas the connections of FIG. 1b provides a x8 input/output configuration. In a similar manner and as shown in FIG. 1c, there is a connection wire 34 connected between the x8 bond pad 18 and the lead frame or substrate finger 22 for providing a x4 input/output configuration.
  • It should be appreciated that although the term “input/output” as used herein does include a semiconductor device wherein both input signals to the device and output signals from the device pass through the input/output channel configuration, the term input/output is also intended to include semiconductor devices where input signals only or output signals only pass through the input/output channel configuration. [0017]
  • However, according to the present invention, the necessity for setting the I/O channel configuration by connecting a wire between the V[0018] DD/VSS potential to the appropriate x4 or x8 bond pads may be completely avoided by including latch-type fuse (or anti-fuse), circuits on the semiconductor device or memory chip to selectively connect the VDD (or VSS) potential to an input of the x4 or x8 circuitry subsequent to encapsulation or packaging.
  • As is well known by those skilled in the art, fuse or anti-fuse circuits may be designed to directly deliver an output from the latch circuit having a first polarity or alternatively an inverter may be included at the output of the latch such that an inverted or opposite polarity output is delivered. Consequently, the following diagrams of embodiments cover only few of the many possible circuit arrangements. Other circuit arrangements may readily come to the mind of a person skilled in the art. Therefore, it should be understood that the claims are intended to cover all of the various possible circuit arrangements for connecting a V[0019] DD or (VSS) potential to x4 or x8 circuitry. To illustrate typical fuse or anti-fuse latching circuits, FIGS. 2a, 2 b, 2 c and 2 d disclose different embodiments. Those portions of the circuits of FIGS. 2a through 2 d which include the same elements carried the same reference numbers.
  • Therefore, as shown in FIG. 2[0020] a, there is a VDD input terminal 40 connected to the drain of a positive channel FET 42. The source of the positive channel FET 42 is in turn connected to the drain of a negative channel FET 44. The source of the negative channel FET 44 as is shown is connected to a fuse 46 which in turn is connected to the VSS voltage source terminal 48. According to the circuitry of FIG. 2a, a “1” (one) or positive output is provided on line 50 when the fuse 46 has not been blown, and provides a “0” (zero) or no output on line 50 when the fuse has been blown. For example, the state of the fuse may be stored in the latch when the fuse has not been blown as follows. A first input is provided to the gate 52 of the positive channel FET 42 to initialize the latch. In this situation, there will not be a signal provided to the gate 54 of the negative FET channel 44, and consequently, the transistor 44 represents an open circuit. That is, the transistor is not in a conductive state. Consequently, when the input is applied to gate 52 of transistor 42, transistor 42 becomes conductive, and therefore, the node 56 goes high and initializes the latch output such that after passing the parallel inverters 58 and 60 comprising latch 62, there is a negative, “0” (zero) or no output on line 50. A signal then is applied to the gate 54 of the negative FET (field effect transistor) 44. Consequently, the FET is put into a conductive state such that the node 56 is now driven to the voltage or potential of VSS terminal 48. Consequently, the latch 62 is flipped such that the output on line 50 is a “1” (one) signal. If, of course, fuse 46 had been blown or presented an open circuit, it will be appreciated that the node 56 could not be driven low by the VSS voltage potential, and consequently, the node 56 would remain high which means the output at 50 would be low indicating that the fuse 46 has been blown. It will also be appreciated, that another inverter 64 as shown in dashed lines within latch 62 could be included such that the output would be a “1” (one) or positive when the fuse 46 is blown and a “0” (zero) or a negative when the fuse is not blown. The Table of FIG. 2a shows the output at 68 when an inverter is included and when the inverter is not included.
  • Referring now to FIG. 2[0021] b, there is shown another arrangement of a latching circuit wherein the fuse 46 a is between the VDD source terminal 40 and the transistor 42. The operation of this latch is similar to that of FIG. 2a except the signal on gate 54 is applied first to the negative channel FET 44 such that node 56 is originally driven negative and provides a positive “1” (one) output to latch circuit 62. After the signal is applied to gate 54 of the FET 44, a signal is then applied to the gate 52 of positive channel FET 42 which results in the node 56 being driven high when the fuse 46 a has not been blown. Consequently, the last state of the latch will be a high input which means there is a “0” (zero) or negative output for the unblown state. Of course, if the fuse 46 a had been blown, then node 56 would remain low and the output at line 50 would be positive or a “1” (one). Thus, it is seen in this embodiment, the output would be just the opposite as that of the embodiment of FIG. 2a. Also, as was the case with respect to FIG. 2a, an inverter circuit 64 may be added to the latch circuit such that the outputs provide an opposite status for a blown or unblown fuse. The Table in FIG. 2b shows the latch output with an inverter and without an inverter for the blown and unblown states.
  • As was also mentioned above, rather than a standard fuse which blows to present an open circuit as shown in FIG. 2[0022] c, an anti-fuse 66 may instead be used so that an open circuit is normally presented, but once the anti-fuse is blown, a closed or conductive circuit is presented. According to the operation of the circuit shown in FIG. 2c, the VDD voltage at terminal 40 is initially applied to node 56 by the application of a signal on gate 52 of the positive channel FET 42, which becomes conductive. Then, as was discussed with respect to FIG. 2a, a signal is applied on line 54 to the gate of negative channel FET transistor 44. However, in this embodiment, since the anti-fuse 66 has not been blown or become conductive, node 56 cannot be driven low and therefore remains high. Consequently, since the node 56 is high, the high voltage is presented to latch circuit 62 and the output on line 50 will be low. Thus, when the anti-fuse 66 is not blown, we have a “0” (zero) or negative output on line 50. However, if the anti-fuse 66 is blown, then when an input is applied to gate 54 of the negative channel FET 44, there will be a conductive path through the anti-fuse 66. This drives the node 56 low so as to present a high output on line 50. Also as was discussed in the two examples heretofore, an inverter 64 may be included in the latch circuit 62 such that the polarity of the outputs are reversed. These conditions are shown in the Table included in FIG. 2c showing the status of the output for the unblown or blown fuse with an inverter and without an inverter.
  • Still another embodiment, similar to that discussed in FIG. 2[0023] b, uses an anti-fuse 68 instead of the regular fuse 46 a shown in FIG. 2b. The operation procedure for determining the status of this fuse is the same as with respect to 2 b except the result will be opposite as shown in the tables FIG. 2d.
  • It is also possible to use a parallel arrangement of a fuse and an anti-fuse such as anti-fuse [0024] 70 and 72 shown in dotted lines in parallel with fuse 46 of FIG. 2a and fuse 46 a of FIG. 2b. According to the arrangement, even if the fuse 46 in FIG. 2a were to be blown such that an open circuit is presented between VSS source terminal 48 and node 56, this situation could be reversed by blowing the anti-fuse 70. Similarly, if fuse 46 a as shown in FIG. 2b is blown, the circuit can be put back to its original electrical condition by blowing anti-fuse 72. It will be appreciated of course to accomplish this in the simple embodiment illustrated, careful attention must be paid to the voltage applied to the fuses 46 (46 a) and the anti-fuse 70 (72). Namely, it should be clear that the current required to blow the regular fuse 46 (46 a) must be lower than the current required to blow the anti-fuse 70 (72) to assure that the regular fuse blows first.
  • Although a parallel fuse/anti-fuse arrangement is preferred, serial arrangements are possible. For example, in the anti-fuse circuits of FIGS. 2[0025] c and 2 d, regular fuses 74 and 76 shown in dotted lines may be included in series with the anti-fuses 66 and 68. Thus, in this situation, the anti-fuses 66 and 68 are blown and become conductive. Then at a later time, the regular fuse 74 and/or 76 could be blown to put the-circuits into their original condition. However, in this arrangement, it would be necessary that the anti-fuses blow at a lower current than the regular fuses.
  • Thus, there has been disclosed a myriad of possible fuse/anti-fuse latching circuits which may be used with respect to the present invention. Other arrangements are possible, and will be apparent to those skilled in the art, by using various combinations of parallel and serially connected fuses and anti-fuses. [0026]
  • Referring now to FIGS. 3[0027] a and 3 b, there is shown a typical semiconductor device such as a memory chip 90 having a bond wire connection 92 attached between the VDD potential at lead frame or substrate finger 94 and the VDD bus 96 in the memory chip or other semiconductor device 90. Accordingly, the VDD potential can be connected to the x8 circuitry as indicated by the output line 98 from fuse latch circuit 100. In addition to a connection from the VDD bus 96 to latch circuit 100, there are also shown control signals FPUP and the FPUN signals on lines 102 and 104, respectively. The control signals on line 102 and 104 are similar to the gate signals 52 and 54 discussed above with respect to FIGS. 2a, 2 b, 2 c and 2 d. Also, as shown in this embodiment, there is shown a normal type fuse 106 connected between the source potential VSS at terminal 108 and latch circuit 100. Similarly, the VDD potential can be connected to the x4 circuitry by output log by blowing fuse 110 connected to latch circuit 112.
  • Thus, it will be appreciated that the embodiment shown in FIG. 3[0028] a is illustrated as one including a pair of latch circuits of the type such as shown in FIG. 2a. Of course, as was discussed above, various types of different latch circuits using fuses and anti-fuses may be used for this purpose.
  • For example, FIG. 3[0029] b is similar to that of FIG. 3a, but illustrates embodiments using anti-fuses 114 and 116 in the arrangement of FIG. 2c rather than a regular fuse for providing the selection of x4 or x8 input/output configuration.
  • Consequently, from FIGS. 3[0030] a and 3 b, it is seen that a single bond pad 94 on the lead frame or substrate having the normal VDD potential may be connected to the usual VDD bond pad on memory chip 90 such that the chip initially has an input/output configuration of x16, and then by blowing the appropriate fuse or anti-fuse such as fuse 106 or anti-fuse 114, the configuration can be changed to a x8 configuration. Alternatively, by blowing the fuse 110 or anti-fuse 116 shown in FIG. 3b circuitry, the x4 input/output configuration may be selected. It should be appreciated that the technique may be used to reduce product-testing time by configuring the input/output selection to that configuration which allows the fastest or most efficient testing. The tested product can then be recognized in response to a customer's requirement.
  • Referring now to FIG. 4, there is shown an embodiment using latch circuit for each of the x8 and x4 connections. As will be discussed, according to this arrangement, the input/output organization may initially be set by using electrical fuses or anti-fuses in a manner discussed heretofore, and then a second set of fuses allows the original or initial setting to be overridden at any suitable time in the future for different uses. According to this embodiment, circuitry similar to that discussed above with respect to FIGS. 3[0031] a and 3 b further includes an input enable/disable signal on line 118 from AND gate 120. The requirement of an enable signal on line 118 means the latch circuits 100 and 112 will be disabled in this embodiment until the appropriate positive signal is received at the latch input 122 and 124 on the x8 and x4 latch circuits, respectively. As shown, initially there will be no voltage on line 126 at the input of inverter 128 which of course means the inverter provides a positive output. Consequently, one of the inputs to the AND gate 120 will always be positive until a positive signal is received on line 126. Thus, it is seen that initially there is always one of the two inputs into AND gate 120 that will be positive. All that is needed therefore is for the other signal or the enable signal on line 130 to a changed state to positive to get an output on line 118 from AND gate 120.
  • Therefore, when it is time to select the input/output channel configuration for the semiconductor circuit, all that is necessary is for the fuse [0032] 132 of latch circuit 133 to be blown which will result in a positive output on line 130 which is provided to AND gate 120. To accomplish this, as an example only, latch circuit 133 could be configured the same as the latch circuit of 2 a while also including an inverter such as inverter 64 to provide a “0” (zero) output when the circuit is unblown and a “1” (one) output when the fuse is blown. Alternatively, the circuit of 2 b without an inverter could be chosen as could the anti-fuse circuitry of FIG. 2c without an inverter or the anti-fuse circuitry of 2 d with an inverter. In any event, it is seen that once a positive output is provided on line 130 to AND gate 120, there will be a positive output on line 118 to enable latch circuits 100 and 112 for selecting the x4 or x8 input/output configuration. Once enable, the latch circuits 100 and 112 operate in the same manner as discussed above with respect to FIG. 3a to select a x8 or x4 input/output channel configuration. Similarly, it should now be clear that anti-fuse circuits could also be used for determining the input/output configuration in a manner discussed previously.
  • However, if at some time, subsequent to the selection of input/output channel circuits by latch circuits [0033] 100 and 112, it is desirable to change the number of input/output channels, all that is necessary is that the fuse 134 of latch circuit 135 be blown so as to change the output on lines 126 from a “0” (zero) or negative output to a positive or “1” (one) output. When the signal on line 126 goes positive, the inverter circuitry 128 will provide a “0” input to the AND gate 120 such that the output on line 118 goes negative. This is of course because an AND gate requires all of the inputs to be “1” for a positive or “1” (one) output signal. Consequently, the signal from inverter 128 will now be a “0” (zero) or no signal. At the same time, however, when the signal on line 126 goes positive, the x8 latch circuit 140 and the x4 latch circuit 142 become enable. Consequently, since the latch circuits 100 and 110 have been disable and the latch circuits 140 and 142 have now been enable, the appropriate x4 or x8 input/output channel selection circuitry may be activated by blowing the appropriate fuse 144 and/or 146. Further, as was discussed above, any type of latch-type fuse or anti-fuse circuit discussed above is appropriate for providing the signals out on lines 98 and 109.
  • Thus, there has been discussed to this point with respect to FIG. 4, circuitry which allows a first selection of an input/output channel which can then be changed at a later time to another selection of input/output channel which may be the same or different than that selected during the first process. [0034]
  • Referring now to FIG. 5, there is shown still another embodiment of the present invention which is a combination of the Figures discussed with respect to FIGS. 1, 3 and [0035] 4. According to this embodiment, bond option circuits 150 and 152 initially receive a positive or “1” (one) signal on line 154 which enables both of the bond option circuits 150 and 152 to be available for selecting x4 or x8 circuitry. VDD potential may be applied to the bond option circuit 150 by connecting a bond wire 158 between terminals 160 and 162. Bond option circuit 150 may be any suitable switching circuit such as for example only, a field effect transistor. Therefore, when an enable signal is applied to its gate, the transistor becomes conductive so that the VDD potential at 164 passes through the FET and out on line 166 to the x8 circuitry. Likewise, if a connecting wire 170 is attached between the bond pads 172 and 174, a potential is now applied to the bond option circuit 152 such that when the enable signal is received, a conductive path is provided to the bond option circuit so as to provide an output 178 to the x4 circuitry on line 176. Then, in a similar manner as discussed with respect to fuses 132 and 134 in FIG. 4a, if fuse 179 is blown, latch circuit 180 will be flipped such that its output is now positive or a “1” (one) which of course disables bond option circuits 150 and 152 by means of inverter 182 changing from a positive output to a negative output. At the same time, the positive signal on line 184 enables latch circuits 186 and 188 so that the appropriate x4 or x8 output to select the number of input/output channels may be activated by blowing the x8 fuse 190 or the x4 fuse 192. Thus, according to this embodiment, the initial input/output channel selection is accomplished in a typical prior art manner by connecting a bond wire between a VDD or VSS voltage potential to the appropriate bond pad. However, according to the present invention, the initial selected input/output channels may be reselected at a later time by disabling the bond option circuit 150 and 152 enabling the fuse or anti-fuse latch circuits 186 and 188. Again, as was mentioned above, the initial configuration may be selected to provide the fastest product testing, and then when necessary, the circuit is reconfigured to meet the customer's needs.
  • Thus, there has been described various embodiments according to the present invention methods and apparatus for selecting or reselecting input/output channels are connections without the use of bond wires or bumps and after encapsulation of the semiconductor device or memory chip. The methods and apparatus are equally applicable to flip-chip packages and flip-chips already mounted on a circuit board. [0036]

Claims (66)

What is claimed is:
1. In a semiconductor circuitry, having the number of available I/O (input/output) channels selected by bond-pad connections, circuitry for changing the initial selected number of I/O channels comprising:
at least one bond-option circuit coupled to a voltage potential and having an enable/disable input, and an output signal coupled to I/O channel selection bond-pad;
at least one latch fuse circuit coupled to a voltage potential and having an enable/disable input, and an output signal connected to said I/O channel selection bond-pad;
said at least one latch fuse circuit further connected to receive an enable signal when said at least one bond-option circuit receives a disable signal, and to receive a disable signal when said at least one bond-option circuit receives and enable signal; and
an enable latch fuse circuit for providing one of said enable and disable inputs when said fuse is not blown, and the other one of said enable and disable inputs when said fuse is blown.
2. The circuitry of claim 1 and further comprising an inverter circuit connected between said enable latch fuse circuit and one of said at least one bond-option circuit and at least one fuse circuit.
3. In the circuitry of claim 1 wherein said at least one latch fuse circuit comprises two latch fuse circuits coupled one each to different I/O channels select bond-pads and each said at least one bond-option circuit comprises two bond-option circuits connected one each to different I/O channel selection bond-pads.
4. In the circuitry of claim 2 wherein said at least one latch fuse circuit comprises two latch fuse circuits connected one each to different I/O channels select bond-pads and each at least one bond-option circuit comprises two bond-option circuits connected one each to different I/O channel selection bond-pads.
5. The circuitry of claim 1 wherein said at least one latch fuse circuit comprises an ordinary fuse which provides an open circuit when blown.
6. The circuitry of claim 2 wherein said at least one latch fuse circuitry comprises ordinary fuse which provides an open circuit when blown.
7. The circuitry of claim 3 wherein said at least one latch fuse circuit comprises an ordinary fuse which provides an open circuit when blown.
8. The circuitry of claim 4 wherein said at least one latch fuse circuit comprises an ordinary fuse which provides an open circuit when blown.
9. The circuitry of claim 1 wherein said at least one latch fuse circuit comprises an anti-fuse for providing a conductive circuit when said fuse is blown.
10. The circuitry of claim 2 wherein said at least one latch fuse circuit comprises an anti-fuse for providing a conductive circuit when said fuse is blown.
11. The circuitry of claim 3 wherein said at least one latch fuse circuit comprises an anti-fuse for providing a conductive circuit when said fuse is blown.
12. The circuitry of claim 4 wherein said at least one latch fuse circuit comprises an anti-fuse for providing a conductive circuit when said fuse is blown.
13. The circuitry of claim 5 and further comprising an anti-fuse in parallel with each at least one ordinary fuse such that each open circuit can be reversed by blowing the appropriate parallel anti-fuse.
14. The circuitry of claim 6 and further comprising an anti-fuse in parallel with each at least one ordinary fuse such that each open circuit can be reversed by blowing the appropriate parallel anti-fuse.
15. The circuitry of claim 7 and further comprising an anti-fuse in parallel with each at least one ordinary fuse such that each open circuit can be reversed by blowing the appropriate parallel anti-fuse.
16. The circuitry of claim 8 and further comprising an anti-fuse in parallel with each at least one ordinary fuse such that each open circuit can be reversed by blowing the appropriate parallel anti-fuse.
17. The circuitry of claim 1 wherein said at least one latch fuse circuit further comprises a latching circuit operating such that when said fuse is not blown, one of a high and-low signal is provided to an I/O channel selection bond-pad, and when said fuse is blown, the other one of said high and low signal is provided to said I/O channel selection bond pad.
18. The circuitry of claim 2 wherein said at least one latch fuse circuit further comprises a latching circuit operating such that when said fuse is not blown, one of a high and low signal is provided to an I/O channel selection bond-pad, and when said fuse is blown, the other one of said high and low signal is provided to said I/O channel selection bond pad.
19. The circuitry of claim 5 wherein said at least one latch fuse circuit further comprises a latching circuit operating such that when said fuse is not blown, one of a high and low signal is provided to an I/O channel selection bond-pad, and when said fuse is blown, the other one of said high and low signal is provided to said I/O channel selection bond pad.
20. The circuitry of claim 9 wherein said at least one latch fuse circuit further comprises a latching circuit operating such that when said fuse is not blown, one of a high and low signal is provided to an I/O channel selection bond-pad, and when said fuse is blown, the other one of said high and low signal is provided to said I/O channel selection bond pad.
21. Semiconductor circuitry having a selectable number of I/O channels comprising:
at least one selection input for receiving a signal for selecting a predetermined number of I/O channels; and
at least one fuse circuit for providing said signal for selecting when said fuse is in one of a blown and unblown condition, and not providing said signal for selecting when said fuse is in the other one of said blown and unblown condition.
22. The circuitry of claim 21 wherein said at least one selection input comprises two selection inputs, and said at least one fuse circuit comprises two fuse circuits, said two fuse circuits coupled one each to said two select inputs.
23. The circuitry of claim 21 wherein said at least one fuse circuit further comprises a latching circuit.
24. The circuitry of claim 22 wherein each of said two fuse circuits further comprises a latching circuit.
25. The circuitry of claim 21 wherein said fuse circuitry comprises an ordinary fuse for providing an open circuit when blown.
26. The circuitry of claim 22 wherein said fuse circuitry comprises an ordinary fuse for providing an open circuit when blown.
27. The circuitry of claim 21 wherein said fuse circuitry comprises an anti-fuse for providing a conductive circuit when said anti-fuse is blown.
28. The circuitry of claim 22 wherein said fuse circuitry comprises an anti-fuse for providing a conductive circuit when said anti-fuse is blown.
29. The circuitry of claim 23 wherein said fuse circuitry comprises an anti-fuse for providing a conductive circuit when said anti-fuse is blown.
30. The circuitry-of claim 24 wherein said fuse circuitry comprises an anti-fuse for providing a conductive circuit when said anti-fuse is blown.
31. The circuitry of claim 21 and further comprising an inverter circuit connected between said at least one fuse circuit and said at least one selection input.
32. The circuitry of claim 22 and further comprising an inverter circuit connected between each of said two fuse circuits and each of said two selection inputs.
33. The circuitry of claim 23 and further comprising an inverter circuit connected between said latching circuit and said at least one selection input.
34. The circuitry of claim 24 and further comprising an inverter circuit connected between each of said two latching circuits and each of said two selection inputs.
35. The circuitry of claim 21 wherein at least one fuse circuit comprising at least one ordinary fuse for providing an open circuit when blown and an anti-fuse for providing a conductive circuit when blown.
36. Semiconductor circuitry having a selected number of I/O channels wherein said selected number of I/O channels may be changed to a different number, said memory chip comprising:
a selection signal for selecting a predetermined number of I/O channels;
at least two pairs of fuse circuits, each fuse circuit of said at least two pairs coupled to receive an enable signal and for providing said signal for selecting when its fuse is in one of a blown and unblown condition and not providing said signal for selecting when said fuse is in the other one of a blown and unblown condition;
a first fuse enable circuit for providing a first enable signal when its fuse is in one of a blown and unblown condition, and for not providing said first enable signal when said fuse is in the other one of a blown and unblown condition;
a second fuse enable circuit for providing a second enable signal to one enable pair of said fuse circuits when a fuse of said second fuse enable circuit is in one of a blown and unblown condition, and for not providing said second enable signal when said fuse is in the other one of a blown and unblown condition;
an inverter circuit coupled to receive said second enable signal from said second fuse circuit said inverter circuit providing an enabling output when said second enable signal is not present and not providing said enabling output when said second enable signal is present; and
a logic gate for receiving said first enable signal from said first fuse enable circuit and for receiving said enabling signal from said inverter circuit, said logic gate providing an enable signal to enable the other pair of said fuse circuits when said signals from said first fuse enable circuit and said inverter circuit are present.
37. The circuitry of claim 36 wherein said memory chip is encapsulated before selection of an input/output configuration.
38. A method of providing semiconductor circuitry having a number of I/O channels selectable by a user comprising:
providing a multiplicity of semiconductor circuits, each semiconductor circuit comprising at least one fuse circuit for providing a selected output signal when said fuse is blown; and
blowing at least one fuse on said at least one fuse circuit on each semiconductor circuit to provide a signal for selecting the number of I/O channels.
39. The method of claim 38 wherein said multiplicity of provided semiconductor circuits have a preset selected number of I/O channels, and said step of blowing at least one fuse, selects another number of I/O channels different than said preset selected number.
40. The method of claim 38 wherein said step of blowing comprises blowing a fuse in a first enable circuit to enable a first set of fuse circuits for selecting and then blowing selective fuses of said first set of fuse circuits to select the number of I/O channels.
41. The method of claim 40 and further comprising:
the step of blowing a fuse in a second enable circuit to disable said first set of fuse circuits for selecting and enabling a second set of fuse circuits for selecting; and
blowing selected fuses of said second set of fuse circuits to select a different number of I/O channels.
42. The method of claim 38 and further comprising the step of encapsulating said semiconductor circuit prior to said blowing step.
43. The method of claim 39 and further comprising the step of encapsulating said semiconductor circuit prior to said blowing step.
44. The method of claim 40 and further comprising the step of encapsulating said semiconductor circuit prior to said blowing step.
45. The method of claim 41 and further comprising the step of encapsulating said semiconductor circuit prior to said blowing step.
46. The method of claim 39 wherein said step of blowing at least one fuse further comprises inverting the output of a latch circuit for providing said signal for selecting the number of I/O channels.
47. The method of claim 38 wherein said step of blowing at least one fuse comprises blowing at least one fuse which provides an open circuit when said fuse is blown.
48. The method of claim 39 wherein said step of blowing at least one fuse comprises blowing at least one fuse which provides an open circuit when said fuse is blown.
49. The method of claim 40 wherein said step of blowing at least one fuse comprises blowing at least one fuse which provides an open circuit when said fuse is blown.
50. The method of claim 41 wherein said step of blowing at least one fuse comprises blowing at least one fuse which provides an open circuit when said fuse is blown.
51. The method of claim 42 wherein said step of blowing at least one fuse comprises blowing at least one fuse which provides an open circuit when said fuse is blown.
52. The method of claim 38 wherein said step of blowing at least one fuse comprises blowing at least one anti-fuse for providing a closed connection when said anti-fuse is blown.
53. The method of claim 39 wherein said step of blowing at least one fuse comprises blowing at least one anti-fuse for providing a closed connection when said anti-fuse is blown.
54. The method of claim 40 wherein said step of blowing at least one fuse comprises blowing at least one anti-fuse for providing a closed connection when said anti-fuse is blown.
55. The method of claim 41 wherein said step of blowing at least one fuse comprises blowing at least one anti-fuse for providing a closed connection when said anti-fuse is blown.
56. The method of claim 42 wherein said step of blowing at least one fuse comprises blowing at least one anti-fuse for providing a closed connection when said anti-fuse is blown.
57. The method of claim 38 wherein said input/output channels are for passing any one of input signals only to said semiconductor circuit, output signals only from said semiconductor circuit and both input signals to said semiconductor circuit and output signals from said semiconductor circuit.
58. The circuitry of claim 1 wherein signals passing through said input/output channels comprises any one of input signals only to said circuitry, output signals only from said circuitry and both input signals to said circuitry and output signals from said circuitry.
59. The circuitry of claim 21 wherein signals passing through said input/output channels comprises any one of input signals only to said circuitry, output signals only from said circuitry and both input signals to said circuitry and output signals from said circuitry.
60. The circuitry of claim 36 wherein signals passing through said input/output channels comprises any one of input signals only to said circuitry, output signals only from said circuitry and both input signals to said circuitry and output signals from said circuitry.
61. The circuitry of claim 1 wherein said semiconductor circuitry is a memory device.
62. The circuitry of claim 21 wherein said semiconductor circuitry is a memory device.
63. The circuitry of claim 36 wherein said semiconductor circuitry is a memory device.
64. The method of claim 38 wherein said semiconductor circuitry is a memory device.
65. The method of claim 39, wherein said preset number of I/O channels is selected to require the lowest test time, a said step of blowing at least one fuse selects the number of I/O channels required by a customer.
66. The method of claim 41, where the step of blowing selected fuses of said first set of fuses provides product configuration requiring the lowest test time, and the step of blowing selected fuses of said record set provides a required configuration.
US10/210,628 2001-07-31 2002-07-31 Fuse programmable I/O organization Active US6707746B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US30899801P true 2001-07-31 2001-07-31
US10/210,628 US6707746B2 (en) 2001-07-31 2002-07-31 Fuse programmable I/O organization

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
PCT/EP2002/008560 WO2003012795A2 (en) 2001-07-31 2002-07-31 Fuse programmable i/o organization
TW91117155A TW564432B (en) 2001-07-31 2002-07-31 Fuse programmable I/O organization
US10/210,628 US6707746B2 (en) 2001-07-31 2002-07-31 Fuse programmable I/O organization
DE10297097T DE10297097B4 (en) 2001-07-31 2002-07-31 Melting Programmable I / O Organization
KR1020047001531A KR100589742B1 (en) 2001-07-31 2002-07-31 A semiconductor circuitry comprising fuse programmable i/o organization

Publications (2)

Publication Number Publication Date
US20030026159A1 true US20030026159A1 (en) 2003-02-06
US6707746B2 US6707746B2 (en) 2004-03-16

Family

ID=26905345

Family Applications (1)

Application Number Title Priority Date Filing Date
US10/210,628 Active US6707746B2 (en) 2001-07-31 2002-07-31 Fuse programmable I/O organization

Country Status (5)

Country Link
US (1) US6707746B2 (en)
KR (1) KR100589742B1 (en)
DE (1) DE10297097B4 (en)
TW (1) TW564432B (en)
WO (1) WO2003012795A2 (en)

Cited By (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10344356A1 (en) * 2003-09-24 2005-04-28 Infineon Technologies Ag Integrated semiconductor memory e.g. for manufacture of chips such as DRAMs, has established organizational forms for data outputs
US20050190618A1 (en) * 2003-04-23 2005-09-01 Fujitsu Limited Semiconductor memory device with reliable fuse circuit
US20070204075A1 (en) * 2006-02-09 2007-08-30 Rajan Suresh N System and method for reducing command scheduling constraints of memory circuits
US20080010435A1 (en) * 2005-06-24 2008-01-10 Michael John Sebastian Smith Memory systems and memory modules
US20080027702A1 (en) * 2005-06-24 2008-01-31 Metaram, Inc. System and method for simulating a different number of memory circuits
US20080025122A1 (en) * 2006-07-31 2008-01-31 Metaram, Inc. Memory refresh system and method
US20080025136A1 (en) * 2006-07-31 2008-01-31 Metaram, Inc. System and method for storing at least a portion of information received in association with a first operation for use in performing a second operation
US20080028137A1 (en) * 2006-07-31 2008-01-31 Schakel Keith R Method and Apparatus For Refresh Management of Memory Modules
US20080062773A1 (en) * 2006-07-31 2008-03-13 Suresh Natarajan Rajan System and method for simulating an aspect of a memory circuit
US20080086588A1 (en) * 2006-10-05 2008-04-10 Metaram, Inc. System and Method for Increasing Capacity, Performance, and Flexibility of Flash Storage
US20080109597A1 (en) * 2006-07-31 2008-05-08 Schakel Keith R Method and apparatus for refresh management of memory modules
US20080115006A1 (en) * 2006-07-31 2008-05-15 Michael John Sebastian Smith System and method for adjusting the timing of signals associated with a memory system
US20080126692A1 (en) * 2006-07-31 2008-05-29 Suresh Natarajan Rajan Memory device with emulated characteristics
US20080126690A1 (en) * 2006-02-09 2008-05-29 Rajan Suresh N Memory module with memory stack
US20090024789A1 (en) * 2007-07-18 2009-01-22 Suresh Natarajan Rajan Memory circuit system and method
US20090290442A1 (en) * 2005-06-24 2009-11-26 Rajan Suresh N Method and circuit for configuring memory core integrated circuit dies with memory interface integrated circuit dies
US7724589B2 (en) 2006-07-31 2010-05-25 Google Inc. System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits
US20100257304A1 (en) * 2006-07-31 2010-10-07 Google Inc. Apparatus and method for power management of memory circuits by a system or component thereof
US20110095783A1 (en) * 2009-06-09 2011-04-28 Google Inc. Programming of dimm termination resistance values
US8080874B1 (en) 2007-09-14 2011-12-20 Google Inc. Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween
US8081474B1 (en) 2007-12-18 2011-12-20 Google Inc. Embossed heat spreader
US8089795B2 (en) 2006-02-09 2012-01-03 Google Inc. Memory module with memory stack and interface with enhanced capabilities
US8111566B1 (en) 2007-11-16 2012-02-07 Google, Inc. Optimal channel design for memory devices for providing a high-speed memory interface
US8130560B1 (en) 2006-11-13 2012-03-06 Google Inc. Multi-rank partial width memory modules
US8181048B2 (en) 2006-07-31 2012-05-15 Google Inc. Performing power management operations
US8213205B2 (en) 2005-09-02 2012-07-03 Google Inc. Memory system including multiple memory stacks
US8244971B2 (en) 2006-07-31 2012-08-14 Google Inc. Memory circuit system and method
US8335894B1 (en) 2008-07-25 2012-12-18 Google Inc. Configurable memory system with interface circuit
US8386722B1 (en) 2008-06-23 2013-02-26 Google Inc. Stacked DIMM memory interface
US8397013B1 (en) 2006-10-05 2013-03-12 Google Inc. Hybrid memory module
US8438328B2 (en) 2008-02-21 2013-05-07 Google Inc. Emulation of abstracted DIMMs using abstracted DRAMs
US8796830B1 (en) 2006-09-01 2014-08-05 Google Inc. Stackable low-profile lead frame package
US8949519B2 (en) 2005-06-24 2015-02-03 Google Inc. Simulating a memory circuit
US9171585B2 (en) 2005-06-24 2015-10-27 Google Inc. Configurable memory circuit system and method
US9507739B2 (en) 2005-06-24 2016-11-29 Google Inc. Configurable memory circuit system and method
US9632929B2 (en) 2006-02-09 2017-04-25 Google Inc. Translating an address associated with a command communicated between a system and memory circuits
US10013371B2 (en) 2005-06-24 2018-07-03 Google Llc Configurable memory circuit system and method

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6972613B2 (en) * 2003-09-08 2005-12-06 Infineon Technologies Ag Fuse latch circuit with non-disruptive re-interrogation
KR100632635B1 (en) * 2004-12-21 2006-10-11 주식회사 하이닉스반도체 Address comparator of semiconductor memory device
US20060203559A1 (en) * 2005-02-28 2006-09-14 Peter Poechmueller Memory device with customizable configuration
DE102006019075B4 (en) * 2006-04-25 2008-01-31 Infineon Technologies Ag Integrated circuit for storing a date
US20080170457A1 (en) * 2007-01-12 2008-07-17 International Business Machines Corporation Method for sensing a signal in an integrated circuit complementary fuse arrangement
JP2009053970A (en) * 2007-08-28 2009-03-12 Toshiba Corp Semiconductor device
JP2009070511A (en) * 2007-09-14 2009-04-02 Toshiba Corp Semiconductor integrated circuit device and redundancy system
JP5437658B2 (en) 2009-02-18 2014-03-12 セイコーインスツル株式会社 Data read circuit and the semiconductor memory device

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4987325A (en) * 1988-07-13 1991-01-22 Samsung Electronics Co., Ltd. Mode selecting circuit for semiconductor memory device
US5355340A (en) * 1990-12-14 1994-10-11 Sgs-Thomson Microelectronics, Inc. Semiconductor memory with multiplexed redundancy
US6141273A (en) * 1998-12-31 2000-10-31 Hyundai Electronics Industries Co., Ltd. Circuit for setting width of input/output data in semiconductor memory device
US6225836B1 (en) * 1999-01-19 2001-05-01 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit device capable of altering an operating mode by an electrical input applied from outside product package
US6356958B1 (en) * 1999-02-08 2002-03-12 Mou-Shiung Lin Integrated circuit module has common function known good integrated circuit die with multiple selectable functions

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10126599C2 (en) * 2001-05-31 2003-12-18 Infineon Technologies Ag Memory device, method of activating a memory cell and method for repairing a defective memory cell

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4987325A (en) * 1988-07-13 1991-01-22 Samsung Electronics Co., Ltd. Mode selecting circuit for semiconductor memory device
US5355340A (en) * 1990-12-14 1994-10-11 Sgs-Thomson Microelectronics, Inc. Semiconductor memory with multiplexed redundancy
US6141273A (en) * 1998-12-31 2000-10-31 Hyundai Electronics Industries Co., Ltd. Circuit for setting width of input/output data in semiconductor memory device
US6225836B1 (en) * 1999-01-19 2001-05-01 Mitsubishi Denki Kabushiki Kaisha Semiconductor integrated circuit device capable of altering an operating mode by an electrical input applied from outside product package
US6356958B1 (en) * 1999-02-08 2002-03-12 Mou-Shiung Lin Integrated circuit module has common function known good integrated circuit die with multiple selectable functions

Cited By (92)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050190618A1 (en) * 2003-04-23 2005-09-01 Fujitsu Limited Semiconductor memory device with reliable fuse circuit
US7227801B2 (en) * 2003-04-23 2007-06-05 Fujitsu Limited Semiconductor memory device with reliable fuse circuit
DE10344356A1 (en) * 2003-09-24 2005-04-28 Infineon Technologies Ag Integrated semiconductor memory e.g. for manufacture of chips such as DRAMs, has established organizational forms for data outputs
US8359187B2 (en) 2005-06-24 2013-01-22 Google Inc. Simulating a different number of memory circuit devices
US20080010435A1 (en) * 2005-06-24 2008-01-10 Michael John Sebastian Smith Memory systems and memory modules
US20080027702A1 (en) * 2005-06-24 2008-01-31 Metaram, Inc. System and method for simulating a different number of memory circuits
US8615679B2 (en) 2005-06-24 2013-12-24 Google Inc. Memory modules with reliability and serviceability functions
US9171585B2 (en) 2005-06-24 2015-10-27 Google Inc. Configurable memory circuit system and method
US20090290442A1 (en) * 2005-06-24 2009-11-26 Rajan Suresh N Method and circuit for configuring memory core integrated circuit dies with memory interface integrated circuit dies
US8949519B2 (en) 2005-06-24 2015-02-03 Google Inc. Simulating a memory circuit
US8386833B2 (en) 2005-06-24 2013-02-26 Google Inc. Memory systems and memory modules
US7990746B2 (en) 2005-06-24 2011-08-02 Google Inc. Method and circuit for configuring memory core integrated circuit dies with memory interface integrated circuit dies
US10013371B2 (en) 2005-06-24 2018-07-03 Google Llc Configurable memory circuit system and method
US8773937B2 (en) 2005-06-24 2014-07-08 Google Inc. Memory refresh apparatus and method
US9507739B2 (en) 2005-06-24 2016-11-29 Google Inc. Configurable memory circuit system and method
US8060774B2 (en) 2005-06-24 2011-11-15 Google Inc. Memory systems and memory modules
US8213205B2 (en) 2005-09-02 2012-07-03 Google Inc. Memory system including multiple memory stacks
US8811065B2 (en) 2005-09-02 2014-08-19 Google Inc. Performing error detection on DRAMs
US8582339B2 (en) 2005-09-02 2013-11-12 Google Inc. System including memory stacks
US8619452B2 (en) 2005-09-02 2013-12-31 Google Inc. Methods and apparatus of stacking DRAMs
US9632929B2 (en) 2006-02-09 2017-04-25 Google Inc. Translating an address associated with a command communicated between a system and memory circuits
US8566556B2 (en) 2006-02-09 2013-10-22 Google Inc. Memory module with memory stack and interface with enhanced capabilities
US9727458B2 (en) 2006-02-09 2017-08-08 Google Inc. Translating an address associated with a command communicated between a system and memory circuits
US8089795B2 (en) 2006-02-09 2012-01-03 Google Inc. Memory module with memory stack and interface with enhanced capabilities
US20080126690A1 (en) * 2006-02-09 2008-05-29 Rajan Suresh N Memory module with memory stack
US9542353B2 (en) 2006-02-09 2017-01-10 Google Inc. System and method for reducing command scheduling constraints of memory circuits
US20070204075A1 (en) * 2006-02-09 2007-08-30 Rajan Suresh N System and method for reducing command scheduling constraints of memory circuits
US20080109595A1 (en) * 2006-02-09 2008-05-08 Rajan Suresh N System and method for reducing command scheduling constraints of memory circuits
US8797779B2 (en) 2006-02-09 2014-08-05 Google Inc. Memory module with memory stack and interface with enhanced capabilites
US20100271888A1 (en) * 2006-07-31 2010-10-28 Google Inc. System and Method for Delaying a Signal Communicated from a System to at Least One of a Plurality of Memory Circuits
US8041881B2 (en) 2006-07-31 2011-10-18 Google Inc. Memory device with emulated characteristics
US8077535B2 (en) 2006-07-31 2011-12-13 Google Inc. Memory refresh apparatus and method
US8019589B2 (en) 2006-07-31 2011-09-13 Google Inc. Memory apparatus operable to perform a power-saving operation
US9047976B2 (en) 2006-07-31 2015-06-02 Google Inc. Combined signal delay and power saving for use with a plurality of memory circuits
US20100257304A1 (en) * 2006-07-31 2010-10-07 Google Inc. Apparatus and method for power management of memory circuits by a system or component thereof
US8090897B2 (en) 2006-07-31 2012-01-03 Google Inc. System and method for simulating an aspect of a memory circuit
US8972673B2 (en) 2006-07-31 2015-03-03 Google Inc. Power management of memory circuits by virtual memory simulation
US8112266B2 (en) 2006-07-31 2012-02-07 Google Inc. Apparatus for simulating an aspect of a memory circuit
US8122207B2 (en) 2006-07-31 2012-02-21 Google Inc. Apparatus and method for power management of memory circuits by a system or component thereof
US20080133825A1 (en) * 2006-07-31 2008-06-05 Suresh Natarajan Rajan System and method for simulating an aspect of a memory circuit
US8154935B2 (en) 2006-07-31 2012-04-10 Google Inc. Delaying a signal communicated from a system to at least one of a plurality of memory circuits
US8868829B2 (en) 2006-07-31 2014-10-21 Google Inc. Memory circuit system and method
US8181048B2 (en) 2006-07-31 2012-05-15 Google Inc. Performing power management operations
US20080126692A1 (en) * 2006-07-31 2008-05-29 Suresh Natarajan Rajan Memory device with emulated characteristics
US20080123459A1 (en) * 2006-07-31 2008-05-29 Metaram, Inc. Combined signal delay and power saving system and method for use with a plurality of memory circuits
US8244971B2 (en) 2006-07-31 2012-08-14 Google Inc. Memory circuit system and method
US8280714B2 (en) 2006-07-31 2012-10-02 Google Inc. Memory circuit simulation system and method with refresh capabilities
US8327104B2 (en) 2006-07-31 2012-12-04 Google Inc. Adjusting the timing of signals associated with a memory system
US8671244B2 (en) 2006-07-31 2014-03-11 Google Inc. Simulating a memory standard
US8340953B2 (en) 2006-07-31 2012-12-25 Google, Inc. Memory circuit simulation with power saving capabilities
US20080115006A1 (en) * 2006-07-31 2008-05-15 Michael John Sebastian Smith System and method for adjusting the timing of signals associated with a memory system
US20080109598A1 (en) * 2006-07-31 2008-05-08 Schakel Keith R Method and apparatus for refresh management of memory modules
US20080109597A1 (en) * 2006-07-31 2008-05-08 Schakel Keith R Method and apparatus for refresh management of memory modules
US20080062773A1 (en) * 2006-07-31 2008-03-13 Suresh Natarajan Rajan System and method for simulating an aspect of a memory circuit
US8745321B2 (en) 2006-07-31 2014-06-03 Google Inc. Simulating a memory standard
US8407412B2 (en) 2006-07-31 2013-03-26 Google Inc. Power management of memory circuits by virtual memory simulation
US20080028137A1 (en) * 2006-07-31 2008-01-31 Schakel Keith R Method and Apparatus For Refresh Management of Memory Modules
US8667312B2 (en) 2006-07-31 2014-03-04 Google Inc. Performing power management operations
US20080025136A1 (en) * 2006-07-31 2008-01-31 Metaram, Inc. System and method for storing at least a portion of information received in association with a first operation for use in performing a second operation
US8566516B2 (en) 2006-07-31 2013-10-22 Google Inc. Refresh management of memory modules
US20080025122A1 (en) * 2006-07-31 2008-01-31 Metaram, Inc. Memory refresh system and method
US8595419B2 (en) 2006-07-31 2013-11-26 Google Inc. Memory apparatus operable to perform a power-saving operation
US8601204B2 (en) 2006-07-31 2013-12-03 Google Inc. Simulating a refresh operation latency
US20080027697A1 (en) * 2006-07-31 2008-01-31 Metaram, Inc. Memory circuit simulation system and method with power saving capabilities
US8631220B2 (en) 2006-07-31 2014-01-14 Google Inc. Adjusting the timing of signals associated with a memory system
US7724589B2 (en) 2006-07-31 2010-05-25 Google Inc. System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits
US8796830B1 (en) 2006-09-01 2014-08-05 Google Inc. Stackable low-profile lead frame package
US8977806B1 (en) 2006-10-05 2015-03-10 Google Inc. Hybrid memory module
US8751732B2 (en) 2006-10-05 2014-06-10 Google Inc. System and method for increasing capacity, performance, and flexibility of flash storage
US20080086588A1 (en) * 2006-10-05 2008-04-10 Metaram, Inc. System and Method for Increasing Capacity, Performance, and Flexibility of Flash Storage
US8370566B2 (en) 2006-10-05 2013-02-05 Google Inc. System and method for increasing capacity, performance, and flexibility of flash storage
US8055833B2 (en) 2006-10-05 2011-11-08 Google Inc. System and method for increasing capacity, performance, and flexibility of flash storage
US8397013B1 (en) 2006-10-05 2013-03-12 Google Inc. Hybrid memory module
US8446781B1 (en) 2006-11-13 2013-05-21 Google Inc. Multi-rank partial width memory modules
US8130560B1 (en) 2006-11-13 2012-03-06 Google Inc. Multi-rank partial width memory modules
US8760936B1 (en) 2006-11-13 2014-06-24 Google Inc. Multi-rank partial width memory modules
US20090024789A1 (en) * 2007-07-18 2009-01-22 Suresh Natarajan Rajan Memory circuit system and method
US8209479B2 (en) 2007-07-18 2012-06-26 Google Inc. Memory circuit system and method
US8080874B1 (en) 2007-09-14 2011-12-20 Google Inc. Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween
US8111566B1 (en) 2007-11-16 2012-02-07 Google, Inc. Optimal channel design for memory devices for providing a high-speed memory interface
US8675429B1 (en) 2007-11-16 2014-03-18 Google Inc. Optimal channel design for memory devices for providing a high-speed memory interface
US8730670B1 (en) 2007-12-18 2014-05-20 Google Inc. Embossed heat spreader
US8705240B1 (en) 2007-12-18 2014-04-22 Google Inc. Embossed heat spreader
US8081474B1 (en) 2007-12-18 2011-12-20 Google Inc. Embossed heat spreader
US8438328B2 (en) 2008-02-21 2013-05-07 Google Inc. Emulation of abstracted DIMMs using abstracted DRAMs
US8631193B2 (en) 2008-02-21 2014-01-14 Google Inc. Emulation of abstracted DIMMS using abstracted DRAMS
US8386722B1 (en) 2008-06-23 2013-02-26 Google Inc. Stacked DIMM memory interface
US8762675B2 (en) 2008-06-23 2014-06-24 Google Inc. Memory system for synchronous data transmission
US8819356B2 (en) 2008-07-25 2014-08-26 Google Inc. Configurable multirank memory system with interface circuit
US8335894B1 (en) 2008-07-25 2012-12-18 Google Inc. Configurable memory system with interface circuit
US8169233B2 (en) 2009-06-09 2012-05-01 Google Inc. Programming of DIMM termination resistance values
US20110095783A1 (en) * 2009-06-09 2011-04-28 Google Inc. Programming of dimm termination resistance values

Also Published As

Publication number Publication date
TW564432B (en) 2003-12-01
KR20040018542A (en) 2004-03-03
WO2003012795A3 (en) 2003-07-17
DE10297097B4 (en) 2007-10-11
WO2003012795A2 (en) 2003-02-13
KR100589742B1 (en) 2006-06-19
DE10297097T5 (en) 2004-12-09
US6707746B2 (en) 2004-03-16

Similar Documents

Publication Publication Date Title
US5367208A (en) Reconfigurable programmable interconnect architecture
JP4445074B2 (en) An integrated circuit having a programmable delay control function
US5663658A (en) Low current redundancy fuse assembly
CN101010762B (en) Integrated circuit and method for low voltage programming and differential detection for eFuse
JP3343345B2 (en) Semiconductor integrated circuit chip
US5583463A (en) Redundant row fuse bank circuit
KR100400952B1 (en) Device and method for testing integrated circuit dice in an integrated circuit module
US6605956B2 (en) Device and method for testing integrated circuit dice in an integrated circuit module
US6355980B1 (en) Dual die memory
KR910003147B1 (en) Ic circuit and test method
US6621324B2 (en) Redundant antifuse segments for improved programming efficiency
CN1316744C (en) Antifuse reroute of dies
US5414364A (en) Apparatus and method for measuring programmed antifuse resistance
US6327125B1 (en) Integrated circuit with removable ESD protection
US5682106A (en) Logic module for field programmable gate array
TWI259472B (en) Semiconductor device whereon memory chip and logic chip are mounted, making testing of memory chip possible
US4358833A (en) Memory redundancy apparatus for single chip memories
JP2776247B2 (en) The semiconductor integrated circuit and a method of manufacturing the same
US4721868A (en) IC input circuitry programmable for realizing multiple functions from a single input
KR100504433B1 (en) Repair circuit of memory device used anti-fuse
US20010026022A1 (en) Method and apparatus for implementing selected functionality on an integrated circuit device
US5450030A (en) Circuit for adjusting a circuit parameter of a circuit
JP3696890B2 (en) Method and apparatus for providing external access to the integrated circuit test circuitry
CN101288215B (en) I / o system unit esd
US6496033B2 (en) Universal logic chip

Legal Events

Date Code Title Description
AS Assignment

Owner name: INFINEON TECHNOLOGIES NORTH AMERICA CORP., CALIFOR

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FRANKOWSKY, GERD;VASQUEZ, BARBARA;REEL/FRAME:013172/0216

Effective date: 20020724

AS Assignment

Owner name: INFINEON TECHNOLOGIES AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES NORTH AMERICA CORP.;REEL/FRAME:014230/0328

Effective date: 20021212

STCF Information on status: patent grant

Free format text: PATENTED CASE

CC Certificate of correction
FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: QIMONDA AG,GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:023768/0001

Effective date: 20060425

Owner name: QIMONDA AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:023768/0001

Effective date: 20060425

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: INFINEON TECHNOLOGIES AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:QIMONDA AG;REEL/FRAME:035623/0001

Effective date: 20141009

AS Assignment

Owner name: POLARIS INNOVATIONS LIMITED, IRELAND

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:036808/0284

Effective date: 20150708

REMI Maintenance fee reminder mailed
FPAY Fee payment

Year of fee payment: 12

SULP Surcharge for late payment

Year of fee payment: 11