US20060109049A1 - Low noise audio amplifier - Google Patents

Low noise audio amplifier Download PDF

Info

Publication number
US20060109049A1
US20060109049A1 US11/252,228 US25222805A US2006109049A1 US 20060109049 A1 US20060109049 A1 US 20060109049A1 US 25222805 A US25222805 A US 25222805A US 2006109049 A1 US2006109049 A1 US 2006109049A1
Authority
US
United States
Prior art keywords
signal
noise reduction
transistor
output
detect
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/252,228
Other languages
English (en)
Inventor
Peng Xu
Wei Chen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Monolithic Power Systems Inc
Original Assignee
Monolithic Power Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Monolithic Power Systems Inc filed Critical Monolithic Power Systems Inc
Priority to US11/252,228 priority Critical patent/US20060109049A1/en
Assigned to MONOLITHIC POWER SYSTEMS, INC. reassignment MONOLITHIC POWER SYSTEMS, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHEN, WEI, XU, PENG
Publication of US20060109049A1 publication Critical patent/US20060109049A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/06Receivers
    • H04B1/10Means associated with receiver for limiting or suppressing noise or interference
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F1/00Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/26Modifications of amplifiers to reduce influence of noise generated by amplifying elements
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F1/00Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/02Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F1/00Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/32Modifications of amplifiers to reduce non-linear distortion
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F1/00Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/32Modifications of amplifiers to reduce non-linear distortion
    • H03F1/3211Modifications of amplifiers to reduce non-linear distortion in differential amplifiers
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F1/00Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
    • H03F1/34Negative-feedback-circuit arrangements with or without positive feedback
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/181Low-frequency amplifiers, e.g. audio preamplifiers
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/21Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
    • H03F3/217Class D power amplifiers; Switching amplifiers
    • H03F3/2173Class D power amplifiers; Switching amplifiers of the bridge type
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03FAMPLIFIERS
    • H03F3/00Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/38DC amplifiers with modulator at input and demodulator at output; Modulators or demodulators specially adapted for use in such amplifiers
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/06Receivers
    • H04B1/16Circuits

Definitions

  • a method introduces a noise reduction feedback network.
  • the noise reduction feedback network is coupled to an output stage and a control stage of an audio amplifier. It includes a detect circuit and a modulation circuit.
  • the detect circuit is coupled to the output stage to monitor output voltages, detect output voltages near saturation states, and produce a control signal or multiple control signals to the modulation circuit. Once output voltages are near saturation state, the modulation circuit produces adjustable currents to the control stage to modulate output signal(s) and remove audible oscillations near saturation.
  • the detect circuit may include a transistor coupled between a supply voltage, Vcc, and the output stage, and a second transistor coupled between the ground and the output stage. Both transistors are activated as long as the output voltage is not in a near saturation state. The first transistor becomes deactivated once the output voltage is near the Vcc region and the second transistor becomes deactivated once the output voltage is near the ground voltage region. The first transistor is also coupled to a third transistor in the current circuit. These two transistors are such coupled that the third transistor is only activated once the first transistor is deactivated and becomes deactivated once the first transistor is activated. The second transistor is also coupled to a fourth transistor in the current circuit.
  • FIG. 1 is a circuit schematic showing embodiments of a system having a Class D amplifier and other components that are useable for audio signal amplification and other audio signal processing.
  • FIG. 3 shows output waveforms with and without the invention in the BTL Class D amplifier.
  • FIG. 4 is a circuit block diagram showing embodiments of a system having an audio amplifier and other components that are useable for audio signal amplification and other audio signal processing.
  • FIG. 6 shows a waveform with “clipping” audible noise in an amplifier without the present invention.
  • Embodiments of a system and method that uses an audio amplifier and accompanying circuitry to achieve low noise audio signal amplification and other audio signal processes are described in detail herein.
  • some specific details, such as example circuits and example values for these circuit components, are included to provide a thorough understanding of embodiments of the invention.
  • One skilled in relevant art will recognize, however, that the invention can be practiced without one or more specific details, or with other methods, components, materials, etc.
  • the present invention relates to circuits and methods of producing low noise amplified audio signals.
  • Proposed circuits in an audio amplifier can monitor output signals, detect output signals near saturation state, and produce an adjustable current to a control stage of the amplifier to modulate output signals and remove oscillation near saturation.
  • An input signal, Vin is coupled to an input node, X 1 , through a capacitor, Cin 1 , and a resistor, Rin 1 .
  • Another input node, X 2 is coupled to ground through a resistor, Rin 2 , and a capacitor, Cin 2 .
  • the nodes, X 1 and X 2 are coupled together by a capacitor, C 2 .
  • the signals at the node, X 1 comprise three components: AC portions of Vin, a feedback signal from the node, S 1 , and a feedback signal from the upper portion of a noise reduction feedback network, Y.
  • the signals at the node, X 2 comprise three components: a portion of signal from X 1 coupled through C 2 , a feedback signal from the node, S 2 , and a feedback signal from the lower portion of the noise reduction feedback network, Y.
  • the control stage A includes 4 transistors, M 1 , M 2 , M 3 , and M 4 , that serve as power output switching devices.
  • M 1 and M 2 drive output switching node, S 1 ; while M 3 and M 4 drive output switching node, S 2 .
  • M 2 's source terminal is coupled to ground and M 1 's drain terminal is coupled to a power supply, Vcc.
  • M 2 's drain terminal and M 1 's source terminal are both coupled to the switching node S 1 .
  • the node S 1 is coupled to the input node, X 1 , through a resistor, Rfb 1 .
  • the noise reduction feedback network comprises adjustable current sources (I 1 and I 2 ), and a control circuit triggered by the output signal difference between V+ and V ⁇ , Vd.
  • the control circuit is in an “OFF” state unless Vd exceeds a preset voltage level.
  • the adjustable current sources are controlled by the control circuit.
  • When current sources are turned on by the control circuit extra current flows to the input nodes, X 1 , and X 2 . This extra current sets the minimum switching frequencies of two comparators, CMP 1 and CMP 2 , in the control stage A.
  • the input node, X 1 is a negative summing node for the comparator, CMP 1 , and it is a positive summing node for the comparator, CMP 2 .
  • the input node, X 2 is a positive summing node for the comparator, CMP 1 , and it is a negative summing node for the comparator, CMP 2 .
  • the output signal of CMP 1 provides an input signal of a logic gate driver, LDR 1 .
  • An output of LDR 1 , LDR 11 drives the gate of the transistor, M 1 .
  • Another output of LDR 1 , LDR 12 drives the gate of the transistor, M 2 .
  • the output signal of CMP 2 provides an input signal of a logic gate driver, LDR 2 .
  • An output of LDR 2 , LDR 21 drives the gate of the transistor, M 3 .
  • Another output of LDR 2 , LDR 22 drives the gate of the transistor, M 4 .
  • a rectangular waveform at the node S 1 is filtered by an inductor, LL 1 , and a capacitor, Cout 1 , which is coupled to ground, and then delivered to an output node, V+.
  • a rectangular waveform at the node S 2 is filtered by an inductor, LL 2 , and a capacitor, Cout 2 , which is coupled to ground, and then delivered to an output node, V ⁇ .
  • the output stage O is used to drive a load, such as a loudspeaker, SP.
  • a capacitor, C 3 is connected in parallel with SP and coupled between V+ and V ⁇ .
  • FIG. 2 An example of one embodiment of the present invention used in a bridge tied load (BTL) Class D amplifier is shown FIG. 2 .
  • the system comprises a class D amplifier circuit AA, an output stage, OO, and a noise reduction feedback network, YY.
  • An input signal is coupled to a node XX 1 through a capacitor, C 6 , and a resistor R 3 .
  • Ground is coupled to a node XX 2 through a capacitor, C 28 , and a resistor R 6 .
  • the capacitor, C 6 is introduced to block DC components of input signal.
  • XX 1 and XX 2 are coupled by a capacitor, C 12 .
  • the signal at a node SW 1 is fed back to XX 1 through a resistor, R 10 , a grounded capacitor, C 17 , and a resistor, R 11 .
  • the signal at a node SW 2 is fed back to XX 2 through a resistor, R 18 , connected to a grounded capacitor, C 16 , and through a resistor, R 19 .
  • the rectangular waveform at SW 1 is filtered by an inductor, L 1 , and a capacitor, C 7 , and then delivered to an output node OUT 1 +.
  • the rectangular waveform at SW 2 is filtered by an inductor, L 2 , and a capacitor, C 22 , and then delivered to an output node OUT 1 ⁇ .
  • the stage OO further includes a loudspeaker, SP 1 :A, and a capacitor, C 9 , connected in parallel with SP 1 :A and coupled between OUT 1 + and OUT 1 ⁇ .
  • C 9 filters high frequency noise between nodes OUT 1 + and OUT 1 ⁇ .
  • the noise reduction feedback network YY connects the output node, OUT 1 + and OUT 1 ⁇ , and the input nodes, XX 1 and XX 2 .
  • a node, T 1 is connected with OUT 1 + through a resistor, R 30 .
  • a node, T 2 is connected with OUT 1 ⁇ through a resistor, R 31 .
  • the node T 1 is connected with the node T 2 through a resistor R 29 .
  • the combination of R 29 , R 30 , and R 31 helps to define adjustable currents of the circuit YY in the discussion below.
  • the node T 1 is also connected to the node T 2 through a resistor, R 12 , two back-to-back transistors Q 11 and Q 12 , and a resistor, R 15 .
  • the emitters and collectors of transistors Q 11 and Q 12 are all connected.
  • the base of the transistor Q 11 is connected to the bases of a transistor Q 7 , and a transistor Q 8 .
  • the emitters of the transistor Q 7 and the transistor Q 8 are connected and further connected to the node T 1 through a resistor R 36 .
  • the collector of the transistor Q 7 is connected to the node X 1 through a diode, D 22 , and a resistor R 22 ; and the collector of the transistor Q 8 is connected to the node X 1 through a diode, D 21 , and the resistor R 22 .
  • the base of the transistor Q 12 is connected to the bases of a transistor Q 9 , and a transistor Q 10 .
  • the emitters of the transistor Q 7 and the transistor Q 8 are connected and further connected to the node T 2 through a resistor R 37 .
  • the collector of the transistor Q 9 is connected to the node XX 2 through a diode, D 23 , and a resistor R 24 ; and the collector of the transistor Q 10 is connected to the node X 2 through a diode, D 24 , and the resistor R 24 .
  • the back-to-back transistors, Q 11 and Q 12 have a minimum turn-on voltage, V 1 .
  • the transistors, Q 7 , Q 8 , Q 9 , and Q 10 typically have a turn-on voltage V 2 .
  • Vd the voltage difference between the node OUT 1 + and the node OUT 1 ⁇ exceeds V 1 .
  • the transistors, Q 11 and Q 12 are turned on. Once
  • the current feeds back to the node XX 1 through either D 22 or D 21 and the resistor, R 22 .
  • the extra current increases the voltage switching frequency at the node XX 1 and defines a minimum switching frequency for the top comparator in the upper half of YY.
  • the increased minimum frequency produces a more “curved” sinusoidal waveform in the near “clipping” range. This helps to eliminate the audio noises when output sinusoidal waves enter and exit the voltage “clipping” range.
  • exceeds V 1 +2V 2 , either Q 9 or Q 10 is turned on in the lower half of circuit YY.
  • the current feeds back to the node XX 2 through either D 23 or D 24 and the resistor, R 24 .
  • the extra current increases the voltage switching frequency at the node XX 2 and defines the minimum switching frequency for the lower comparator in the lower half of YY.
  • FIG. 3 illustrates output waveforms in the BTL Class D amplifier with and without the present invention.
  • the BTL circuit without the noise reduction feedback network produces low frequency oscillation that may be in the audible frequency range; however; the circuit with the network produces clean output voltages without any low frequency oscillations.
  • FIG. 4 provides schematic showing a system that comprises an audio input, a control stage, an output stage, and a noise reduction network that receives the feedback signals from the output stage.
  • the noise reduction network modulates the control stage to eliminate the audible oscillation at the output stage when the output is near saturation.
  • FIG. 5 Another example of embodiments of the invention is illustrated in FIG. 5 .
  • Vout+ and Vout ⁇ are two input nodes of a noise reduction feedback network while FB 1 and FB 2 are two output nodes of the noise reduction network in FIG. 5 ( a ).
  • FIGS. 5 ( b ) and 5 ( c ) are detailed schematics showing embodiments of the circuit.
  • Vout+ is connected to the base of a transistor, Q 3 , through a resistor, R 13 , and the base of a transistor, Q 4 , through a resistor, R 14 .
  • the emitter of the transistor, Q 3 is coupled to a power source, Vcc, and the emitter of the transistor, Q 4 , is coupled to the ground.
  • the base of a transistor, Q 1 is connected to the collector of the transistor, Q 3 , and they are coupled to the ground through a resistor, R 5 .
  • the emitter of the transistor, Q 1 is coupled to the power source, Vcc, through a resistor, R 1 ; while the collector of Q 1 is connected to a node FB 1 through a resistor, R 2 .
  • the base of a transistor, Q 2 is connected to the collector of the transistor, Q 4 , and they are coupled to the power source, Vcc, through a resistor, R 6 .
  • the emitter of the transistor, Q 2 is coupled to the ground through a resistor, R 4 ; while the collector of Q 2 is connected to the node FB 1 through a resistor, R 3 .
  • Vout ⁇ is connected to the base of a transistor, Q 7 , through a resistor, R 15 , and the base of a transistor, Q 8 , through a resistor, R 16 .
  • the emitter of the transistor, Q 7 is coupled to the power source, Vcc, and the emitter of the transistor, Q 8 , is coupled to the ground.
  • the base of a transistor, Q 5 is connected to the collector of the transistor, Q 7 , and they are coupled to the ground through a resistor, R 11 .
  • the emitter of the transistor, Q 5 is coupled to the power source, Vcc, through a transistor, R 7 ; while the collector of Q 5 is connected to a node FB 2 through a resistor, R 8 .
  • the base of a transistor, Q 6 is connected to the collector of the transistor, Q 8 , and they are coupled to the power source, Vcc, through a resistor, R 12 .
  • the emitter of the transistor, Q 6 is coupled to the ground through a resistor, R 10 ; while the collector of Q 6 is connected to the node FB 2 through a resistor, R 9 .
  • the network provides an adjustable feedback current through Q 1 to the node FB 1 .
  • the same analysis applies to the node Vout ⁇ and the node FB 2 in circuit of FIG. 5 ( c ).
  • the output voltage at Vout ⁇ , VOUT ⁇ is in the range between Vbe(Q 8 ) and (Vcc ⁇ Vbe(Q 7 ))
  • transistors, Q 7 and Q 8 are activated; while transistors, Q 5 and Q 6 , are deactivated.
  • the noise reduction network does not provide feedback signal to the node FB 2 .
  • VOUT ⁇ is less than Vbe(Q 8 )
  • the transistor, Q 8 becomes deactivated; while the transistor, Q 6 , becomes activated.
  • the network provides an adjustable feedback current through Q 6 to the node FB 2 .
  • VOUT ⁇ is larger than (Vcc ⁇ Vbe(Q 7 ))
  • the transistor, Q 7 becomes deactivated; while the transistor, Q 5 , becomes activated.
  • the network provides an adjustable feedback current through
  • the noise reduction network in FIGS. 5 ( b ) and 5 ( c ) produces an adjustable feedback current through the node FB 1 when VOUT+ in the range [0, Vbe] and [Vcc ⁇ Vbe, Vcc]; and an adjustable feedback current through the node FB 2 when VOUT ⁇ in the range [0, Vbe] and [Vcc ⁇ Vbe, Vcc].
  • These feedback currents define a minimum switching frequency of the amplifier control stage in FIG. 4 .
  • the increased minimum frequency produces a more “curved” sinusoidal waveform in the near “clipping” range of output signals, which is schematically shown in FIG. 5 ( d ).
  • a noise reduction feedback network is introduced between an amplifier control stage and an output stage.
  • the noise reduction feedback network couples with the input terminals of the amplifier control stage with output terminals of the output stage. It monitors the output voltages of the output stage, and remains “inactivated” as long as output voltages are not near saturation.
  • the waveforms of output voltage are the amplified curves of input voltages with substantially the same shape. Once output voltages are near saturation, the noise reduction feedback network starts to be activated. In one embodiment, it sends an adjustable current to the input terminals of amplifier control stage.
  • the adjustable current increases and defines the minimum switching frequency of the amplifier control stage. As a result, the waveforms of output voltage near saturation become more “curved” sinusoidal waveforms comparing with those of input signal.
  • the noise reduction feedback network reduces the close-loop gain of the amplifier control stage. It has the similar effect on the output voltage near saturation and the waveforms of output voltage near saturation become more “curved” sinusoidal waveforms comparing with those of input signal.
  • the present invention has many advantages over approaches in references.
  • the circuit is very simple and has high efficiency and fast loop response.
  • the output signals in non-saturation region, together with its quality, are not affected by the “inactivated” noise reduction feedback network.
  • the output signals near saturation and inside saturation regions are amplified by less close-loop gains than those in non-saturation regions. Their waveforms become more “curved”, which, in turn, greatly reduce or eliminate audio noises near or in the saturation regions.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Multimedia (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Amplifiers (AREA)
  • Tone Control, Compression And Expansion, Limiting Amplitude (AREA)
US11/252,228 2004-10-18 2005-10-17 Low noise audio amplifier Abandoned US20060109049A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/252,228 US20060109049A1 (en) 2004-10-18 2005-10-17 Low noise audio amplifier

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US62014904P 2004-10-18 2004-10-18
US11/252,228 US20060109049A1 (en) 2004-10-18 2005-10-17 Low noise audio amplifier

Publications (1)

Publication Number Publication Date
US20060109049A1 true US20060109049A1 (en) 2006-05-25

Family

ID=36751682

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/252,228 Abandoned US20060109049A1 (en) 2004-10-18 2005-10-17 Low noise audio amplifier
US11/252,218 Active 2026-01-01 US7417503B2 (en) 2004-10-18 2005-10-17 Method for high efficiency audio amplifier

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11/252,218 Active 2026-01-01 US7417503B2 (en) 2004-10-18 2005-10-17 Method for high efficiency audio amplifier

Country Status (4)

Country Link
US (2) US20060109049A1 (ko)
KR (3) KR100648584B1 (ko)
CN (2) CN1770623B (ko)
TW (2) TWI344752B (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070285160A1 (en) * 2006-06-07 2007-12-13 Samsung Electronics Co., Ltd. Input-gain control apparatus and method

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7880548B2 (en) * 2008-10-21 2011-02-01 Analog Devices, Inc. Headphone amplifier circuit
CN102201792A (zh) * 2010-03-25 2011-09-28 上海沙丘微电子有限公司 音频功率放大器自动增益控制电路
CN101931375A (zh) 2010-08-26 2010-12-29 成都芯源系统有限公司 具有高电源抑制比的放大电路
CN102984629B (zh) * 2011-09-06 2014-12-17 昂宝电子(上海)有限公司 用于音频放大系统中降噪的方法
CN102984630B (zh) 2011-09-06 2015-12-02 昂宝电子(上海)有限公司 用于音频放大系统中减少失真的系统和方法
US9014381B2 (en) 2012-12-20 2015-04-21 Qualcomm Incorporated Switch techniques for load sensing
US9685919B2 (en) 2013-08-21 2017-06-20 On-Bright Electronics (Shanghai) Co., Ltd. Amplification systems and methods with output regulation
CN103441739B (zh) 2013-08-21 2015-04-22 昂宝电子(上海)有限公司 具有一个或多个通道的放大系统和方法
US11121620B2 (en) 2016-01-29 2021-09-14 Dolby Laboratories Licensing Corporation Multi-channel cinema amplifier with power-sharing, messaging and multi-phase power supply
US10778160B2 (en) 2016-01-29 2020-09-15 Dolby Laboratories Licensing Corporation Class-D dynamic closed loop feedback amplifier
KR102097051B1 (ko) * 2018-05-30 2020-04-03 고려대학교 산학협력단 가스 검출용 복합체, 그 제조 방법, 상기 가스 검출용 복합체를 포함하는 가스 센서 및 그 제조 방법
US11171565B2 (en) 2018-10-05 2021-11-09 Stmicroelectronics (Grenoble 2) Sas Switched-mode power converter

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4233566A (en) * 1978-10-23 1980-11-11 Technical Audio Products Corporation Distortion free power limiting and clipping prevention circuit
US4354064A (en) * 1980-02-19 1982-10-12 Scott Instruments Company Vibratory aid for presbycusis
US5917369A (en) * 1998-02-25 1999-06-29 National Semiconductor Corporation Pulse width modulator with automatic gain control over-voltage modulator and limiter
US5945877A (en) * 1996-02-08 1999-08-31 Sgs-Thomas Microelectronics Pte. Ltd. Power amplifier with bootstrap voltage clamp
US6420930B1 (en) * 2000-07-12 2002-07-16 Monolithic Power Systems, Inc. Class D audio amplifier
US6476673B2 (en) * 2000-07-12 2002-11-05 Monolithic Power Systems, Inc. Class D audio amplifier
US20090052101A1 (en) * 2005-07-22 2009-02-26 Nxp B.V. Path sharing high-voltage esd protection using distributed low-voltage clamps

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2709984B2 (ja) * 1991-05-23 1998-02-04 ローム株式会社 オーディオ増幅回路およびオーディオシステム
JPH0661879A (ja) * 1992-06-12 1994-03-04 Blaupunkt Werke Gmbh カーラジオ
JPH08331281A (ja) * 1995-05-29 1996-12-13 Fujitsu Ltd 通話電流供給回路
TW437161B (en) * 1995-08-30 2001-05-28 Sony Corp Audio signal amplifying apparatus
US5768601A (en) * 1996-01-17 1998-06-16 Compaq Computer Corporation Apparatus for eliminating audio noise when power is cycled to a computer
US5726577A (en) * 1996-04-17 1998-03-10 Eaton Corporation Apparatus for detecting and responding to series arcs in AC electrical systems
US5805020A (en) * 1996-06-27 1998-09-08 Harris Corporation Silent start class D amplifier
JP4121200B2 (ja) 1998-10-30 2008-07-23 サンヨー・オートメディア・センディリアン・バハド Btl電力増幅器におけるスピーカー保護回路
JP3941443B2 (ja) * 2001-09-27 2007-07-04 ヤマハ株式会社 自走式pwm増幅器
KR100498497B1 (ko) * 2003-05-10 2005-07-01 삼성전자주식회사 이상 상태에서 정상 상태로의 복귀 시에 발생되는 과도응답 현상을 방지하는 d급 파워 증폭기 및 그 방법
US7142050B2 (en) * 2003-10-15 2006-11-28 Texas Instruments Incorporated Recovery from clipping events in a class D amplifier
KR100602720B1 (ko) * 2003-11-28 2006-07-20 주식회사 팬택앤큐리텔 배경 잡음 제거 회로
US7068103B2 (en) * 2004-04-30 2006-06-27 Texas Instruments Incorporated Operational transconductance amplifier input driver for class D audio amplifiers

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4233566A (en) * 1978-10-23 1980-11-11 Technical Audio Products Corporation Distortion free power limiting and clipping prevention circuit
US4354064A (en) * 1980-02-19 1982-10-12 Scott Instruments Company Vibratory aid for presbycusis
US5945877A (en) * 1996-02-08 1999-08-31 Sgs-Thomas Microelectronics Pte. Ltd. Power amplifier with bootstrap voltage clamp
US5917369A (en) * 1998-02-25 1999-06-29 National Semiconductor Corporation Pulse width modulator with automatic gain control over-voltage modulator and limiter
US6420930B1 (en) * 2000-07-12 2002-07-16 Monolithic Power Systems, Inc. Class D audio amplifier
US6476673B2 (en) * 2000-07-12 2002-11-05 Monolithic Power Systems, Inc. Class D audio amplifier
US6489841B2 (en) * 2000-07-12 2002-12-03 Monolithic Power Systems, Inc. Class D audio amplifier
US20090052101A1 (en) * 2005-07-22 2009-02-26 Nxp B.V. Path sharing high-voltage esd protection using distributed low-voltage clamps

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070285160A1 (en) * 2006-06-07 2007-12-13 Samsung Electronics Co., Ltd. Input-gain control apparatus and method

Also Published As

Publication number Publication date
TW200618464A (en) 2006-06-01
TW200618465A (en) 2006-06-01
KR20060054062A (ko) 2006-05-22
CN1770623B (zh) 2011-09-07
TWI344752B (en) 2011-07-01
KR100858751B1 (ko) 2008-09-16
KR100648584B1 (ko) 2006-11-24
KR20060054063A (ko) 2006-05-22
CN100544192C (zh) 2009-09-23
KR20070095854A (ko) 2007-10-01
KR100776116B1 (ko) 2007-11-15
US20060082414A1 (en) 2006-04-20
TWI315937B (en) 2009-10-11
CN1770623A (zh) 2006-05-10
US7417503B2 (en) 2008-08-26
CN1770624A (zh) 2006-05-10

Similar Documents

Publication Publication Date Title
US20060109049A1 (en) Low noise audio amplifier
US7456685B2 (en) Class D audio amplifier with PWM and feedback
US7142050B2 (en) Recovery from clipping events in a class D amplifier
KR100604967B1 (ko) 전력 증폭기 회로
US5521549A (en) Stabilization of closed-loop power controllers
US5200711A (en) Pulse-width modulated, linear audio-power amplifier
US8013677B2 (en) One-sided switching pulse width modulation amplifiers
US8004360B2 (en) Close-loop Class-D audio amplifier and control method thereof
KR20070043002A (ko) 듀얼모드 오디오 증폭기
US7190224B2 (en) Class D amplifier
US11018644B2 (en) Audio amplifier with embedded buck controller for class-G application
US20040222845A1 (en) Class-D power amplifier capable of eliminating excessive response phenomenon when returning to a steady state from an abnormal state and an amplification method thereof
JP2009060466A (ja) D級増幅装置
US9263992B1 (en) Class D amplifier with variable switching frequency
US6753729B2 (en) Self-oscillating variable frequency closed loop Class D amplifier
US7046727B2 (en) Method and apparatus for self-oscillating differential feedback class-D amplifier
US20220115997A1 (en) Audio circuit, electronic device and vehicle audio system with the audio circuit
US11159132B2 (en) Class D amplifier stereo to mono converter
JP3439030B2 (ja) 増幅回路
KR100256183B1 (ko) 차량/비행체 탑재용 오디오 증폭 장치
KR960016171A (ko) 스켈치 신호 검출방법 및 회로
JP2000049542A (ja) 増幅回路

Legal Events

Date Code Title Description
AS Assignment

Owner name: MONOLITHIC POWER SYSTEMS, INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:XU, PENG;CHEN, WEI;REEL/FRAME:017514/0366

Effective date: 20060119

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION