US20050017347A1 - Circuit module and manufacturing method thereof - Google Patents

Circuit module and manufacturing method thereof Download PDF

Info

Publication number
US20050017347A1
US20050017347A1 US10/895,050 US89505004A US2005017347A1 US 20050017347 A1 US20050017347 A1 US 20050017347A1 US 89505004 A US89505004 A US 89505004A US 2005017347 A1 US2005017347 A1 US 2005017347A1
Authority
US
United States
Prior art keywords
cavity
insulating adhesive
adhesive layer
layer
ceramic multilayer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/895,050
Inventor
Kenji Morimoto
Shigetoshi Segawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Assigned to MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. reassignment MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MORIMOTO, KENJI, SEGAWA, SHIGETOSHI
Publication of US20050017347A1 publication Critical patent/US20050017347A1/en
Priority to US11/905,870 priority Critical patent/US8003438B2/en
Assigned to PANASONIC CORPORATION reassignment PANASONIC CORPORATION CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/182Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • H05K1/185Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
    • H05K1/186Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit manufactured by mounting on or connecting to patterned circuits before or during embedding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5389Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/16Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • H01L23/18Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
    • H01L23/24Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01019Potassium [K]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01046Palladium [Pd]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01322Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701Low temperature co-fired ceramic [LTCC]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1517Multilayer substrate
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/03Use of materials for the substrate
    • H05K1/0306Inorganic insulating substrates, e.g. ceramic, glass
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/06Lamination
    • H05K2203/061Lamination of previously made multilayered subassemblies
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/38Improvement of the adhesion between the insulating substrate and the metal
    • H05K3/386Improvement of the adhesion between the insulating substrate and the metal by the use of an organic polymeric bonding layer, e.g. adhesive
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038Through-connections; Vertical interconnect access [VIA] connections
    • H05K3/4053Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
    • H05K3/4069Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in organic insulating substrates
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4602Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
    • H05K3/4605Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated made from inorganic insulating material
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4611Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4614Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4611Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4614Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
    • H05K3/4617Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination characterized by laminating only or mainly similar single-sided circuit boards
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4611Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4626Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials
    • H05K3/4629Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials laminating inorganic sheets comprising printed circuits, e.g. green ceramic sheets
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4644Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H05K3/4652Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern

Definitions

  • the present invention relates to a high-performance circuit module having electronic components such as a semiconductor integrated circuit (hereinafter, refer to as an “IC”) and a manufacturing method thereof.
  • IC semiconductor integrated circuit
  • a flip-chip technology which allows for a high density mounting, has been widely available.
  • a circuit substrate appropriate for the purposes a multilayer ceramic substrate, a multilayer resin substrate, or a combination thereof are being used.
  • Japanese Patent Laid-open Publication No. 2002-374067 discloses a circuit substrate composed of a ceramic multilayer substrate stacked and bonded, by pressurization and heating, with a resin base material formed of thermoplastic resin on which conductive wiring patterns are formed and via holes are disposed within its interlayer connective sections.
  • the fabrication step of a multilayer substrate composed of a multilayer ceramic substrate and a resin base material becomes simplified. Further, given that a reliable bonding between a multilayer ceramic substrate and a resin base material can be achieved, a highly reliable circuit substrate can be obtained.
  • Japanese Patent Laid-open Publication No. 1998-256413 discloses an IC package composed of a ceramic multilayer substrate, within which a cavity is formed where an IC is mounted, bonded on and combined with a resin base material having a conductive layer and an insulating ceramic layer.
  • a wiring length and distance can both be reduced given that a patterned conductive layer can be formed on a resin base material, it is possible to achieve a miniaturized IC package with a high density wiring therein.
  • a resin base material having a conductive layer is interposed between the ceramic multilayer substrates while the layers are bonded using an adhesive and an IC is mounted in the cavity.
  • the ceramic multilayer substrates disposed on opposed surfaces function as the main component, fine wiring patterns cannot be achieved.
  • double-surface wirings would be required for a ceramic multilayer substrate in order to mount additional electronic components on the surface opposed to a mounting surface, the mounting surface being connected to a circuit substrate by using conductive balls.
  • a bypass capacitor in order to be compatible with a high-speed performance IC, for example, a bypass capacitor must be connected to an electrode terminal of the IC at a minimum distance.
  • a bypass capacitor cannot be mounted on an upper portion of the cavity, the capacitor can only be mounted on an external circuit substrate. Consequently, it has remained to be solved that an extensive wiring distance prevented achieving a high-speed operation.
  • an object of the present invention to provide a circuit module, which is capable of containing a cavity structure, with a higher-density mountability and high-speed performance to solve the problems identified thus far, and to provide a method of fabricating the module.
  • a first circuit module including: an electronic component; a ceramic multilayer substrate provided with a wiring layer disposed on top thereof and a cavity in which the electronic component is mounted, wherein a space between the electronic component and the cavity is filled with a thermosetting resin and a surface of the filled cavity is planarized; and a resin wiring substrate including an insulating adhesive layer disposed at one side thereof and provided with at least one opening filled with a conductive resin, wherein the ceramic multilayer substrate and the resin wiring substrate are bonded by the insulating adhesive layer, and the wiring layer on the ceramic multilayer substrate is electrically connected with the conductive resin.
  • an electronic component including an IC is mounted within the ceramic multilayer substrate, and also that the resin wiring substrate encloses the cavity region
  • various electronic components can be mounted on the resin wiring substrate on the cavity.
  • an IC or a passive device can also be mounted on the resin wiring substrate, including the areas inside and on the cavity.
  • a second circuit module which includes the first circuit module, wherein the height difference between a surface of the thermosetting resin filling the cavity and that of the ceramic multilayer substrate around the cavity is less than a thickness of the insulating adhesive layer.
  • a third circuit module which includes the first circuit module, wherein the resin wiring substrate further includes one or more stacking sheets, each of the stacking sheets having an insulating adhesive layer, a wiring layer formed thereon, the insulating adhesive layer being provided with at least one opening filled with a conductive resin and electrically connected to the wiring layer of each of the stacking sheets.
  • the multilayer resin wiring substrate can be formed of sheets of a same material, not only are the fabrication steps simplified, but high performance circuit modules can be obtained at a low cost as well.
  • a fourth circuit module which includes the first circuit module, wherein the insulating adhesive layer makes use of a thermosetting material.
  • a fifth circuit module which includes the first circuit module, wherein the ceramic multilayer substrate is made of a glass-ceramic material allowing a low temperature sintering.
  • a sixth circuit module which includes the first circuit module, wherein at least one electronic component is mounted on a surface of the resin wiring substrate, at least a part of said at least one electronic component being located directly above at least a part of the cavity formed in the ceramic multilayer substrate.
  • a first method of fabricating a circuit module which includes the steps of: mounting at least one electronic component in a cavity provided in a ceramic multilayer substrate; filling a space between the electronic component and the cavity with a thermosetting resin to planarize a surface of the filled cavity; providing at least one opening in an insulating adhesive layer of a sheet having the insulating adhesive layer and a metal layer stacked on each other or in both of the insulating adhesive layer and the metal layer, and filling the opening with a conductive resin connected to the metal layer; bonding the sheet and the ceramic multilayer substrate by the insulating adhesive layer and at the same time electrically connecting a wiring layer formed on the ceramic multilayer substrate with the conductive resin; and patterning the metal layer of the sheet to form a wiring layer.
  • the resin wiring substrate can be easily stacked on a ceramic multilayer substrate, of which cavity contains an electronic component such as an IC, and which is planarized by a thermosetting resin.
  • a wiring pattern on the metal layer of the sheet can be formed by a process such as etching after the sheet is bonded to the ceramic multilayer substrate, it is difficult to misalign the wiring pattern with the top surface wiring layer of the ceramic multilayer substrate. Consequently, it is possible to form fine patterns, thereby obtaining a multilayer structure as well. Further, given that it is easy to fill the opening with a conductive resin, a conduction failure rarely occurs. Therefore, a highly reliable circuit module having a high density wiring layer can be obtained.
  • a second method which includes the first method, and further includes the steps of: bonding a stacking sheet which has an insulating adhesive layer and a metal layer, at least one opening being provided in the insulating adhesive layer or in both of the insulating adhesive layer and the metal layer and filled with a conductive resin connected with the metal layer, by means of the insulating adhesive layer, onto an uppermost layer of an assembly provided in the immediately preceding step and at the same time electrically connecting the wiring layer formed on the uppermost layer with the conductive resin of the stacking sheet; and patterning the metal layer of the stacking sheet to form a wiring layer, wherein the above two steps are repeated N times (N being an integer not smaller than 1).
  • the multilayer resin wiring substrate can be easily formed on a ceramic multilayer substrate, of which cavity contains an electronic component such as an IC, and which is planarized by a thermosetting resin.
  • a third method of fabricating a circuit module which includes the steps of: mounting at least one electronic component in a cavity provided in a ceramic multilayer substrate; filling a space between the electronic component and the cavity with a thermosetting resin to planarize a surface of the filled cavity; patterning a metal layer of a sheet to form a wiring layer, the sheet having an insulating adhesive layer and the metal layer stacked on each other; providing at least one opening in the insulating adhesive layer or in both of the insulating adhesive layer and the wiring layer, and filling the opening with a conductive resin connected to the wiring layer; and bonding the sheet and the ceramic multilayer substrate by means of the insulating adhesive layer and at the same time electrically connecting a wiring layer formed on the ceramic multilayer substrate with the conductive resin.
  • the resin wiring substrate can be easily stacked on a ceramic multilayer substrate, of which cavity contains an electronic component such as an IC, and which is planarized by a thermosetting resin.
  • a wiring pattern is formed on the sheet's metal layer by a process such as etching, and at the same time, an opening is formed and is filled with a conductive resin, the processes of forming openings and wiring-patterns as well as charging with the conductive resin can be carried out collectively using a large sheet. Therefore, the fabrication steps are considerably simplified.
  • a fourth method which includes the third method, and further includes the step of bonding a stacking sheet which has an insulating adhesive layer and a wiring layer, at least one opening being provided in the insulating adhesive layer or in both of the insulating adhesive layer and the wiring layer and filled with a conductive resin connected with the wiring layer, by means of the insulating adhesive layer, onto an uppermost layer of an assembly provided in the immediately preceding step and at the same time electrically connecting the wiring layer formed on the uppermost layer with the conductive resin of the stacking sheet, wherein the above step is repeated N times (N being an integer not smaller than 1).
  • the multilayer resin wiring substrate can be easily formed on a ceramic multilayer substrate, of which cavity contains an electronic component such as an IC, and which is planarized by a thermosetting resin.
  • a fifth method of fabricating a circuit module which includes the steps of: mounting at least one electronic component in a cavity provided in a ceramic multilayer substrate; filling a space between the electronic component and the cavity with a thermosetting resin to planarize a surface of the filled cavity; patterning a metal layer of a sheet to form a wiring layer and simultaneously providing at least one opening in the wiring layer, the sheet having an insulating adhesive layer and the metal layer stacked on each other; bonding the sheet and the ceramic multilayer substrate by means of the insulating adhesive layer; removing the insulating adhesive layer located under the opening in the wiring layer to provide an extended opening exposing therethrough a surface of a wiring layer formed on the ceramic multilayer substrate; and filling the extended opening with a conductive resin to electrically connect the wiring layer of the sheet with the wiring layer on the ceramic multilayer substrate.
  • the resin wiring substrate can be easily stacked on a ceramic multilayer substrate, of which cavity contains an electronic component such as an IC, and which is planarized by a thermosetting resin. Further, in this method, since before being bonded to the ceramic multilayer substrate, a wiring pattern is formed on the sheet's metal layer by a process such as etching, and after being bonded to the ceramic multilayer substrate, openings are formed on the insulating adhesive layer and are filled with a conductive resin, the openings are not yet formed during bonding and handling during bonding becomes easy, even when multiple openings are formed.
  • a sixth method which includes the fifth method, and further includes the steps of: bonding a stacking sheet which has an insulating adhesive layer and a wiring layer, at least one opening being provided in the wiring layer, onto an uppermost layer of an assembly provided in the immediately preceding step by means of the insulating adhesive layer; in the stacking sheet, removing the insulating adhesive layer located under the opening in the wiring layer to provide an extended opening exposing therethrough a surface of the uppermost layer; and filling the extended opening in the stacking sheet with a conductive resin and electrically connecting the wiring layer of the stacking sheet with a wiring layer of the uppermost layer, wherein the above steps are repeated N times (N being an integer not smaller than 1)
  • the resin wiring substrate can be easily stacked on a ceramic multilayer substrate, of which cavity contains an electronic component such as an IC, and which is planarized by a thermosetting resin.
  • a seventh method which includes one of the first, third and fifth method, wherein an amount of the thermosetting resin used in said step of filling the space to planarize the surface of the filled cavity corresponds to the difference between a volume of the cavity and that of the electronic component, and the height difference between a surface of the thermosetting resin and that of the ceramic multilayer substrate around the cavity is less than a thickness of the insulating adhesive layer in the immediate vicinity of the ceramic multilayer substrate.
  • an eighth method which includes one of the first, third and fifth method, wherein the step of filling the space to planarize the surface of the filled cavity is carried out by first filling the cavity with the thermosetting resin by using an amount exceeding the difference between a volume of the cavity and that of the electronic component, thermally curing the filled thermosetting resin, and then polishing a surface of the cured thermosetting resin and wherein the height difference between a surface of the polished resin and that of the ceramic multilayer substrate around the cavity is less than a thickness of the insulating adhesive layer directly abutting the ceramic multilayer substrate.
  • the height difference between the cavity region and the surface of the ceramic multilayer substrate is less than the thickness of the insulating adhesive layer, when the resin wiring substrate is stacked on the ceramic multilayer substrate, the height difference can be covered up by the insulating adhesive layer, and thus it is possible to prevent unevenness on the resin wiring substrate after bonding. As a result, it is easy to form the resin wiring substrate with multilayers.
  • FIGS. 1A and 1B are a cross-sectional view and a top plan view, respectively, of a circuit module in accordance with the first embodiment of this invention
  • FIGS. 2A to 2 C show a method of manufacturing a circuit module in accordance with the first embodiment of this invention, and are cross-sectional views illustrating a step of mounting an IC on a multilayer ceramic substrate and a step of planarizing the ceramic substrate;
  • FIGS. 3A to 3 C are cross-sectional views illustrating a step of manufacturing a sheet in accordance with the manufacturing method of the first embodiment of this invention
  • FIGS. 4A and 4B are cross-sectional views illustrating a step of forming a predetermined wiring layer by attaching a sheet on a ceramic multilayer substrate in accordance with the manufacturing method of the first embodiment of this invention
  • FIGS. 5A to 5 C are cross-sectional views illustrating a step of manufacturing a stacking sheet in accordance with the manufacturing method of the first embodiment of this invention
  • FIG. 6 is a cross-sectional view of a circuit module having a metal layer of a stacking sheet etched to form a multilayer resin wiring substrate in the manufacturing method of the first embodiment of this invention
  • FIGS. 7A to 7 C are cross-sectional views illustrating a step of manufacturing a sheet in accordance with a circuit module manufacturing method of the second embodiment of this invention.
  • FIGS. 8A and 8B are cross-sectional views illustrating a step of manufacturing a circuit module having a single-layer resin wiring substrate by attaching a sheet on a multilayer ceramic substrate in accordance with the manufacturing method of the second embodiment of this invention
  • FIG. 9 is a cross-sectional view illustrating a step of manufacturing a circuit module having a multilayer resin wiring substrate by stacking a stacking sheet on top of the other in accordance with the manufacturing method of the second embodiment of this invention.
  • FIGS. 10A to 10 D are cross-sectional views illustrating a step of manufacturing a sheet in accordance with a circuit module manufacturing method of the third embodiment of this invention.
  • FIG. 11 is a cross-sectional view illustrating a step of manufacturing a circuit module having a single-layer resin wiring substrate by attaching a sheet on a multilayer ceramic substrate in accordance with the manufacturing method of the third embodiment of this invention
  • FIGS. 12A and 12B are cross-sectional views illustrating a step of manufacturing a circuit module having a multilayer resin wiring substrate by stacking a stacking sheet on top of the other in accordance with the manufacturing method of the third embodiment of this invention
  • FIGS. 13A and 13B are cross-sectional views illustrating a step of manufacturing a circuit module having a single-layer resin wiring substrate by attaching a sheet on a multilayer ceramic substrate in accordance with the manufacturing method of the fourth embodiment of this invention
  • FIGS. 14A and 14B are cross-sectional views illustrating a step of manufacturing a circuit module having a multilayer resin wiring substrate by stacking a stacking sheet on top of the other in accordance with the manufacturing method of the fourth embodiment of this invention
  • FIGS. 15A to 15 C are cross-sectional views illustrating a step of manufacturing a circuit module having a single-layer resin wiring substrate by attaching a sheet on a multilayer ceramic substrate in accordance with the manufacturing method of the fifth embodiment of this invention.
  • FIGS. 16A and 16B are cross-sectional views illustrating a step of manufacturing a circuit module having a multilayer resin wiring substrate by stacking a stacking sheet on top of the other in accordance with the manufacturing method of the fifth embodiment of this invention.
  • FIGS. 1A to 4 B A circuit module and a method of manufacturing same, in accordance with a first embodiment of this invention, are described with reference to FIGS. 1A to 4 B.
  • FIGS. 1A and 1B are a cross-sectional view and a top plan view, respectively, of a circuit module in accordance with this first embodiment.
  • Multilayer ceramic substrate 10 is provided with conductive via 14 formed in dielectric layer 12 to make electrical connection between layers; interior wiring layer 16 , top surface wiring layer 18 and bottom surface wiring layer 20 , all of which are electrically connected with conductive via 14 ; and cavity 22 for mounting electronic component 30 thereon.
  • conductive via 14 formed in dielectric layer 12 to make electrical connection between layers; interior wiring layer 16 , top surface wiring layer 18 and bottom surface wiring layer 20 , all of which are electrically connected with conductive via 14 ; and cavity 22 for mounting electronic component 30 thereon.
  • dielectric layers 12 can be co-sintered with materials that form conductive via 14 and interior wiring layer 16 .
  • top surface wiring layer 18 , bottom surface wiring layer 20 and the like by co-sintering operation.
  • top and bottom surface wirings 18 and 20 are typically excluded in the co-sintering of dielectric layers 12 , conductive via 14 and interior wiring layer 16 ; instead, after forming wiring patterns on the top and bottom surfaces of dielectric layers 12 , the substrate 10 is sintered again for formation of top and bottom surface wirings 18 and 20 . Further, since a glass-ceramic material has a low thermal expansion coefficient, the reliability of the mounting part for electronic component 30 such as an integrated circuit (IC) can be improved.
  • IC integrated circuit
  • a material used for conductive via 14 and interior wiring layer 16 is not limited so long as it can be co-sintered with a glass-ceramic material and is conductive, namely, silver (Ag), copper (Cu), gold (Au), nickel (Ni), palladium (Pd), silver-palladium alloy, gold-palladium alloy or the like.
  • conductive namely, silver (Ag), copper (Cu), gold (Au), nickel (Ni), palladium (Pd), silver-palladium alloy, gold-palladium alloy or the like.
  • wiring patterns formed on top and bottom surface wiring layers 18 and 20 but also terminal electrodes (not shown) for mounting the circuit module on a circuit substrate are formed thereon.
  • the terminal electrodes may be gold plated to enhance their soldering qualities.
  • cavity 22 is formed larger than the IC's external dimension. Further, on the bottom surface of cavity 22 , an electrode pad 24 is formed for connecting with electronic component 30 .
  • Ceramic multilayer substrate 10 having cavity 22 may be fabricated by stacking and co-sintering a first green sheet with an opening serving as cavity 22 and a second green sheet with electrode pad 24 .
  • Electronic component 30 is mounted on cavity 22 .
  • IC 30 indicates electronic component 30 .
  • Bump 32 is formed on IC 30 , and a general flip-chip mounting technique is used to connect bump 32 with electrode pad 24 formed on the bottom surface of cavity 22 .
  • Examples of the flip-chip mounting technique are as follows: a connection technique using a bump electrode and a conductive resin; a connection technique which employs soldering by using a solder bump; a connection technique using a plated bump and a conductive resin; and a connection technique employing an eutectic Au—Sn connection by using gold (Au) as a bump material and depositing tin (Sn) on a surface of electrode pad 24 .
  • thermosetting resin 40 is used to seal the gap; thereafter, the surface of cavity 22 is planarized to make it approximately coplanar with that of ceramic multilayer substrate 10 .
  • Resin wiring substrate 70 is attached on the surface of ceramic multilayer substrate 10 .
  • Resin wiring substrate 70 is composed of sheet 50 formed of first insulating adhesive layer 52 and first wiring layer 54 , and stacking sheet 60 , which is stacked on sheet 50 , formed of second insulating adhesive layer 62 and second wiring layer 64 .
  • Ceramic multilayer substrate 10 is attached by first insulating adhesive layer 52 and connected electrically to the terminal electrode, which is a part of top surface wiring layer 18 of ceramic multilayer substrate 10 , by conductive resin 56 . Further, insulating adhesive layers 52 and 62 function as insulating layers between different layers.
  • First and second wiring layers 54 and 64 are, for example, formed by etching copper films attached on first and second insulating adhesive layers 52 and 62 , respectively.
  • each of the copper films is 10 ⁇ m or less thick, this allows for higher densification of wiring than that of ceramic multilayer substrate 10 because a wiring width and a wiring pitch may be set to 20-30 ⁇ m, respectively.
  • electronic component 80 is mounted on a surface of resin wiring substrate 70 , which includes an upper region where cavity 22 is formed.
  • electronic component 80 can be mounted on the surface of resin wiring substrate 70 , which is located just above where cavity 22 is formed.
  • Such electronic component 80 to be mounted can be a passive device like a chip capacitor or a chip resistor, or another IC different from IC 30 .
  • a passive device may be connected by a solder reflow connection or a conductive adhesive connection, while an IC may be mounted by a flip-chip mounting technique or a wire bonding technique or the like.
  • FIGS. 1A and 1B illustrate an example where a chip capacitor is mounted as electronic component 80 .
  • the chip capacitor is connected with second wiring layer 64 of resin wiring substrate 70 by solder 82 .
  • the circuit module of the present invention allows for enlarging mountable areas in addition to wiring at a minimum distance between IC 30 mounted on cavity 22 and electronic component 80 mounted on the surface of the resin wiring substrate 70 . Accordingly, the circuit module's high-frequency characteristics are enhanced and noises generated by a sudden change of currents are suppressed.
  • FIGS. 2A to 2 C are cross-sectional views illustrating the steps of mounting IC 30 on ceramic multilayer substrate 10 wherein cavity 22 is formed and charging cavity 22 with thermosetting resin 40 for planarization.
  • a ceramic multi-layer substrate 10 can be easily fabricated by stacking and co-firing a first and a second green sheets prepared as follows: wiring patterns formed of conductive pastes such as silver (Ag) and copper (Cu) are deposited on the first green sheet which has an opening formed by employing processes such as laser technique or punching so that the opening functions as cavity 22 to contain IC 30 , while wiring patterns are similarly formed on the second green sheet also. On the bottom surface of cavity 22 , electrode pad 24 is disposed at a position corresponding to bump 32 of IC 30 . Subsequently, interior wiring layer 16 , top surface wiring layer 18 , bottom surface wiring layer 20 and conductive via 14 that interconnect these layers are formed simultaneously.
  • conductive pastes such as silver (Ag) and copper (Cu)
  • FIG. 2B is a cross-sectional view illustrating mounting of IC 30 in cavity 22 using a flip-chip mounting technique.
  • the flip-chip mounting technique various techniques generally for mounting an IC can be used as discussed earlier.
  • thermosetting resin 40 is controlled so that it corresponds to the difference between cavity 22 and IC 30 volumes.
  • the level difference between the surface of thermosetting resin 40 filling cavity 22 and the surface of ceramic multilayer substrate 10 can be made less than the thickness of first insulating adhesive layer 52 , so that a sufficient adhesive strength is achieved when resin wiring substrate 70 is attached to ceramic multilayer substrate 10 .
  • resin wiring substrate 70 can have an even flat surface after attaching it, the process of forming first wiring layer 54 by etching a metal layer is facilitated. Further, mounting electronic component 80 on resin wiring substrate 70 also becomes easily manageable.
  • thermosetting resin 40 may be charged more than the aforementioned quantity and thermally cured thereafter, so that a mound of thermosetting resin 40 that formed above the surface of ceramic multilayer substrate 10 be grinded in order to planarize it. Since this method allows for a smaller level difference between the surface of thermosetting resin 40 and that of ceramic multilayer substrate 10 , it is possible to enhance adhesive strength and processability, to facilitate the mounting process, and to improve reliability.
  • thermosetting resin 40 used may be an epoxy resin, a polyimide resin, a silicon resin and the like.
  • FIGS. 3A to 3 C are cross-sectional views illustrating a process of fabricating sheet 50 which functions as a first level resin wiring substrate on ceramic multilayer substrate 10 which is planarized by using thermosetting resin 40 .
  • sheet 50 is fabricated by first attaching insulating adhesive layer 52 to a first metal layer 541 such as copper film. Thereafter, as shown in FIG. 3B , an opening 561 is formed in sheet 50 by drilling or punching of holes or the like.
  • first opening 561 is filled with a conductive resin 56 , whose major component is silver (Ag) or gold (Au), by employing a printing technique or a drawing technique.
  • sheet 50 having first opening 561 filled with conductive resin 56 is fabricated.
  • first insulating adhesive layer 52 a thermosetting adhesive material such as an epoxy resin, a polyimide resin or a silicon resin is used. This adhesive material shaped into a sheet may be used as first insulating adhesive layer 52 , which could be bonded on first metal layer 541 , otherwise, a predetermined thickness of the adhesive material can be laminated on first metal layer 541 to be used as first insulating adhesive layer 52 .
  • sheet 50 shown in FIG. 3C is properly aligned on ceramic multilayer substrate 10 shown in FIG. 2C .
  • the aligned sheets are pressurized and heated on its top and bottom major surfaces, whereby first insulating adhesive layer 52 is bonded to ceramic multilayer substrate 10 while top surface wiring layer 18 becomes electrically connected with conductive resin 56 . Further, if conductive resin 56 has adhesive characteristics, it can augment the strength of the electrical connection.
  • the stacked layers are preliminarily pressurized at about 0.8 kgf/cm 2 and heated at about 170° C., and then the heating and pressurizing process is repeated at about 20 kgf/cm 2 and about 200° C. under a reduced pressure atmosphere, thereby achieving strong adhesion.
  • the result is shown in FIG. 4A .
  • first metal layer 541 of the resin wiring substrate of sheet 50 is etched to remove unnecessary portions to form first wiring layer 54 .
  • the assembly in this condition can also be used as a circuit module. Further, upon mounting a passive device such as a capacitor and a resistor, or a functional device such as an IC on first wiring layer 54 , the assembly can be used as a high-performance circuit module.
  • FIGS. 5A to 5 C are cross-sectional views illustrating a process of fabricating stacking sheet 60 to be stacked on sheet 50 so as to form a multilayered structure.
  • Stacking sheet 60 is composed of a second metal layer 641 and second insulating adhesive layer 62 , and has the same configuration as that of sheet 50 shown in FIGS. 3A to 3 C. This is illustrated in FIG. 5A .
  • second opening 661 is formed at locations where first wiring layer 54 of sheet 50 can establish a connection.
  • Second opening 661 can be formed in the same fashion as first opening 561 of sheet 50 .
  • FIG. 5B shows stacking sheet 60 after second opening 661 is formed. Subsequently, second opening 661 is filled with conductive resin 66 . This resin charging process can be carried out using the same material and in the same manner as in sheet 50 .
  • FIG. 5C shows stacking sheet 60 ready to be bonded to sheet 50 after being charged with conductive resin 66 .
  • first wiring layer 54 of sheet 50 is properly aligned with conductive resin 66 of stacking sheet 60 .
  • the coupled sheets are subjected to pressurizing and heating for bonding while first wiring layer 54 establishes electrical connection with conductive resin 66 as well.
  • This bonding step is carried out in the same fashion as in the bonding of sheet 50 to ceramic multilayer substrate 10 .
  • second metal layer 641 of stacking sheet 60 is etched to remove unnecessary portions, thereby forming second wiring layer 64 as shown in FIG. 6 .
  • a passive device for example, capacitor, resistor or inductor, or an IC can be mounted.
  • FIGS. 1A and 1B illustrate a case where a chip capacitor is mounted as electronic component 80 .
  • IC 30 can be mounted on cavity 22 of ceramic multilayer substrate 10 , and various electronic components 80 can also be mounted on the surface of resin wiring substrate 70 above cavity 22 , not only is it possible to enhance high density mounting capability, but also to achieve, for instance, high speed performance of an IC and to facilitate its correspondence with a high-frequency circuit, because the IC can be connected to a chip capacitor at a minimum distance.
  • FIGS. 7A to 7 C are cross-sectional views illustrating a process of fabricating sheet 500 in the method of fabricating a circuit module in accordance with a second embodiment of the present invention.
  • FIGS. 8A and 8B are cross-sectional views showing a process of stacking sheet 500 on ceramic multilayer substrate 10 wherein IC 30 is mounted on cavity 22 and the substrate is planarized by using thermosetting resin 40 , ultimately forming a first wiring layer 540 .
  • the second embodiment is different from the first embodiment with respect to the processes of fabricating sheet 500 and of forming first wiring layer 540 after stacking sheet 500 on ceramic multilayer substrate 10 .
  • a method of fabricating a circuit module is described while focusing on its differences with the first embodiment.
  • first opening 562 is formed at a predetermined location of first insulating adhesive layer 521 as shown in FIG. 7B .
  • First opening 562 serves as a place where it is electrically connected with top surface wiring layer 18 of ceramic multilayer substrate 10 , and it is formed by, for example, laser irradiation.
  • the laser by its nature is capable of forming an opening in first insulating adhesive layer 521 , but not in first metal layer 542 , for example, of copper film because it is highly reflective. Accordingly, laser irradiation allows for perforation of only first insulating adhesive layer 521 , not first metal layer 542 .
  • first opening 562 is filled with conductive resin 560 whose main component is silver (Ag) or copper (Cu).
  • conductive resin 560 whose main component is silver (Ag) or copper (Cu).
  • Sheet 500 fabricated in this manner is properly aligned and then bonded on ceramic multilayer substrate 10 , as shown in FIG. 8A .
  • This bonding may be carried out in the same fashion as in the first embodiment.
  • first metal layer 542 is etched to form first wiring layer 540 .
  • sheet 500 is capable of functioning as a single-layer resin wiring substrate, it can be used as a circuit module in this form.
  • an electronic component such as a capacitor, a resistor, an inductor or an IC may be mounted.
  • a resin wiring substrate to be stacked on ceramic multilayer substrate 10 can be a single-layer structure, a method of fabricating a multilayer resin wiring substrate is described in this embodiment.
  • FIG. 9 is a cross-sectional view of a circuit module formed of a multilayer resin wiring substrate 700 wherein stacking sheet 600 is stacked on sheet 500 shown in FIG. 8B .
  • Stacking sheet 600 may be formed in the same manner using the same material as sheet 500 shown in FIGS. 7A to 7 C. Further, given that the process of forming second wiring layer 640 after aligning and bonding stacking sheet 600 on sheet 500 are identical to that of sheet 500 , its description is omitted.
  • a circuit module on which multilayer resin wiring substrate 700 is stacked can be made.
  • the metal layer is not perforated unlike the first embodiment, laser irradiation can be employed to make fine openings.
  • multilayer resin wiring substrate 700 becomes capable of even finer micro wiring so that a module with a high density circuit substrate can be made.
  • FIGS. 10A to 10 D are cross-sectional views illustrating a process of fabricating sheet 510 in the method of fabricating a circuit module in accordance with a third embodiment of the present invention.
  • FIG. 11 is a cross-sectional view showing a process of stacking sheet 510 having first wiring layer 545 formed thereon, on ceramic multilayer substrate 10 wherein IC 30 is mounted on cavity 22 and the substrate is planarized using thermosetting resin 40 .
  • first opening 564 is formed at a predetermined location of first insulating adhesive layer 522 and first metal layer 544 as shown in FIG. 10B .
  • First opening 564 is formed by, for example, punching or drilling.
  • first opening 564 is filled with a conductive resin 565 whose main component is silver (Ag) or copper (Cu).
  • a material of conductive resin 565 and its filling process their discussion is omitted given that the identical material and process may be used as in the first embodiment.
  • first wiring layer 545 is formed by processing (e.g., etching) first metal layer 544 .
  • Sheet 510 formed in the manner described thus far is properly aligned and bonded on ceramic multilayer substrate 10 on which IC 30 is mounted as shown in FIG. 11 . Since this bonding step can be carried out in the same fashion as the process described in the first embodiment, its description is omitted. As a result, given that sheet 510 is capable of functioning as a single-layer resin wiring substrate, the assembly could be used as a circuit module in this form. Further, on first wiring layer 545 , an electronic component such as a capacitor, a resistor, an inductor or an IC may be surface mounted so that the assembly functions as a circuit module.
  • an electronic component such as a capacitor, a resistor, an inductor or an IC may be surface mounted so that the assembly functions as a circuit module.
  • FIGS. 12A and 12B are cross-sectional views illustrating a step of fabricating a circuit module with multilayer resin wiring substrate 710 which is formed of stacking sheet 610 stacked on sheet 510 shown in FIG. 11 .
  • Stacking sheet 610 may be fabricated in the same manner using the same material as sheet 510 shown in FIGS. 10A to 10 D. Specifically, as shown in FIG. 12A , stacking sheet 610 is fabricated by forming second wiring layer 645 from etching a metal layer on second insulating adhesive layer 622 while a second opening is filled with conductive resin 665 .
  • stacking sheet 610 on which second wiring layer 645 is formed is properly aligned and bonded on sheet 510 while first wiring layer 545 of sheet 510 becomes electrically connected to conductive resin 665 simultaneously.
  • An electronic component such as a capacitor as shown in FIGS. 1A and 1B can be mounted on second wiring layer 645 of the circuit module.
  • an electronic component which can be mounted is not limited to a capacitor, rather, it can be a passive device such as a resistor or an inductor, otherwise, a functional device such as a memory, an IC, or an image sensor, depending on the function of a fabricated circuit module.
  • FIGS. 13A to 14 B a method of fabricating a circuit module in accordance with a fourth embodiment is described with reference to FIGS. 13A to 14 B.
  • FIG. 13A is a cross-sectional view of sheet 520
  • FIG. 13B is a cross-sectional view of the sheet bonded on ceramic multilayer substrate 10 on which IC 30 is mounted.
  • sheet 520 is composed of a metal layer (e.g., copper film) formed on first insulating adhesive layer 524 and, before being bonded on ceramic multilayer substrate 10 , the metal layer is treated to form first wiring layer 547 by employing a process such as etching.
  • sheet 520 is provided with a first opening only extending through first insulating adhesive layer 524 and the hole is filled with conductive resin 567 . Since the steps of forming the first opening and filling it with conductive resin 567 may be carried out in the same fashion as those of the second embodiment, their description is omitted.
  • Sheet 520 fabricated in the manner above is properly aligned and bonded on ceramic multilayer substrate 10 as shown in FIG. 13B while an electrical connection between top surface wiring layer 18 and conductive resin 567 is established simultaneously. Since this process can be carried out in the same manner as that of the second embodiment, its description is omitted. As a result of boding sheet 520 , a circuit module having a single-layer resin wiring substrate can be obtained. While the single-layer resin wiring substrate can be used as a part of the circuit module, it can also be used after an electronic component such as a capacitor, a resistor, an inductor or an IC is surface mounted on first wiring layer 547 .
  • FIGS. 14A and 14B show a method of fabricating a circuit module having multilayer resin wiring substrate 720 formed of stacking sheet 620 , which is stacked on sheet 520 shown in FIG. 13B .
  • Stacking sheet 620 is composed of a second metal layer formed on second insulating adhesive layer 624 .
  • the second metal layer is treated to form second wiring layer 647 by employing a process such as etching.
  • second insulating adhesive layer 624 is provided with a second opening at a predetermined place and the opening is filled with conductive resin 667 .
  • Stacking sheet 620 can be fabricated in the same manner as sheet 520 .
  • stacking sheet 620 fabricated in this manner is bonded after properly aligning its conductive resin 667 with first wiring layer 547 of sheet 520 on ceramic multilayer substrate 10 while first wiring layer 547 becomes electrically connected to conductive resin 667 simultaneously. Since this process can be carried out in the same fashion as the bonding process of sheet 520 , its description is omitted.
  • a circuit module having multilayer resin wiring substrate 720 can be obtained. While the stacking sheet can be used as a part of the circuit module, it can also be used after an electronic component such as a capacitor, a resistor, an inductor or an IC is surface mounted on second wiring layer 647 .
  • FIGS. 15A to 16 B A method of fabricating a circuit module in accordance with a fifth embodiment of the present invention will be described with reference to FIGS. 15A to 16 B.
  • the method of circuit module fabrication of this embodiment is characterized by fabricating first wiring layer 548 , and then forming a first opening 568 which extends through first wiring layer 548 and first insulating adhesive layer 526 and subsequently bonding sheet 530 on ceramic multilayer substrate 10 on which IC 30 is mounted, and finally, filling first opening 568 with conductive resin 569 .
  • FIGS. 15A to 15 C are cross-sectional views illustrating a method of fabricating a circuit module having a single layer resin wiring substrate.
  • sheet 530 used is composed of a first metal layer formed of, for example, a copper film, and first insulating adhesive layer 526 while first wiring layer 548 is formed by employing a process such as etching, on the first metal layer. Further, first wiring layer 548 is provided at a predetermined place with first opening 568 which extends through first insulating adhesive layer 526 . This process can be carried out in the same manner as in the first embodiment.
  • FIG. 15B is a cross-sectional view illustrating sheet 530 bonded on ceramic multilayer substrate 10 on which IC 30 is mounted. This bonding process can also be carried out in the same fashion as in the first embodiment.
  • first opening 568 is filled with conductive resin 569 so that top surface wiring layer 18 of ceramic multilayer substrate 10 can establish electrical connection with first wiring layer 548 of sheet 530 , thereby obtaining a circuit module having a single layer resin wiring substrate.
  • the single-layer resin wiring substrate can be used as a part of the circuit module, it can also be used after an electronic component such as a capacitor, a resistor, an inductor or an IC is surface mounted on second wiring layer 548 .
  • FIGS. 16A and 16B are cross-sectional views illustrating a method of fabricating a circuit module having multilayer resin wiring substrate 730 composed of sheet 530 on which stacking sheet 630 is stacked.
  • stacking sheet 630 is fabricated in the same manner as sheet 530 .
  • the second metal layer is subjected to a process such as etching to form second wiring layer 648 .
  • second wiring layer 648 is provided with second opening 668 extending through second insulating adhesive layer 626 at a predetermined place. This process carried out in the same fashion as in the first embodiment.
  • first wiring layer 548 of sheet 530 is bonded to second opening 668 of stacking sheet 630 after they are properly aligned, and then second opening 668 is filled with a conductive resin 669 so that first wiring layer 548 of sheet 530 establishes electrical connection with second wiring layer 648 of stacking sheet 630 by the conductive resin 669 , thereby obtaining a circuit module having a multilayer resin wiring substrate 730 .
  • the multilayer resin wiring substrate can be used as a part of the circuit module, it can also be used as a circuit module having an electronic component such as a capacitor, a resistor, an inductor or an IC is surface mounted on second wiring layer 648 .
  • an opening may be formed not only by a mechanical method such as drilling and punching, but also by various other methods. For example, a predetermined place of a metal layer is removed by etching, thereby having the opening only extending through the metal layer, which is then bonded on a ceramic multilayer substrate. After bonding, laser irradiation is used to perforate the insulating adhesive layer so that the opening extends through the lower layer. After forming the opening, it can be filled with a conductive resin.
  • a wiring layer is not etched when an insulating adhesive layer is perforated by laser irradiation, it is possible to process in accordance with the same configuration of openings in the wiring layer in a self-alignment manner so as to make the precision of the laser irradiation rough.
  • first to fifth embodiments illustrate cases where only one IC is mounted on a cavity
  • the present invention is not limited thereto.
  • an IC can be mounted together with a passive device; otherwise, multiple ICs may be mounted as well.
  • a resin wiring substrate has either a single-layer or double-layer structure
  • the present invention is not limited thereto. Even if a resin wiring substrate has a multilayer structure, the same process is employed to fabricate such a module.
  • this invention is not limited to the method of bonding two green sheets. For instance, three or more green sheets can be bonded to each other so that they can be used as a ceramic multilayer substrate.
  • circuit module and method of fabricating same in accordance with the present invention since an electronic component such as IC is mounted on a cavity of a ceramic multilayer substrate while the cavity is planarized by using a thermosetting resin before stacking a resin wiring substrate, it is possible to form a wiring and to mount a electronic component on the cavity, the capabilities not available in the prior art. Consequently, the mounting density of electronic components is enhanced and the connection between an IC and a chip capacitor can be established at a minimum distance. Therefore, it is possible not only to operate the IC at a high speed but also to obtain a circuit module compatible with a high frequency. Further, when electronic components including an IC are mounted, it is possible to diversify application of the circuit module.

Abstract

A circuit module includes an electronic component, a ceramic multilayer substrate and a resin wiring substrate. The ceramic multilayer substrate is provided with a wiring layer disposed on top thereof and a cavity in which the electronic component is mounted, wherein a space between the electronic component and the cavity is filled with a thermosetting resin and a surface of the filled cavity is planarized. The resin wiring substrate has an insulating adhesive layer disposed at one side thereof and provided with at least one opening filled with a conductive resin. The ceramic multilayer substrate and the resin wiring substrate are bonded by the insulating adhesive layer, and the wiring layer on the ceramic multilayer substrate is electrically connected with the conductive resin.

Description

    FIELD OF THE INVENTION
  • The present invention relates to a high-performance circuit module having electronic components such as a semiconductor integrated circuit (hereinafter, refer to as an “IC”) and a manufacturing method thereof.
  • BACKGROUND OF THE INVENTION
  • Along with a high density integration and a high speed performance of ICs, concerted efforts are being made to develop technologies to increase the number of terminals and to narrow the pitches of a package on which such an IC is mounted. With respect to this, a technological progress is underway to fabricate a circuit module, on which electronic devices such as an IC is mounted, that is larger in scale, faster in speed, and smaller in size. In order to achieve such a miniaturization and high density of a circuitry, it is required to increase the number of wiring layers, to miniaturize wirings, and to develop a technology to enable mounting of electronic components including an IC inside a circuit substrate. Further, with respect to a method of mounting an IC, a flip-chip technology, which allows for a high density mounting, has been widely available. As a circuit substrate appropriate for the purposes, a multilayer ceramic substrate, a multilayer resin substrate, or a combination thereof are being used.
  • With respect to a circuit substrate, a high-density mountability, high-speed performance and low costs are the characteristics that are strongly required. As a result, to satisfy these requirements, efforts are actively being made to develop a combined multilayer substrate composed of a ceramic multilayer substrate and a resin substrate. For example, Japanese Patent Laid-open Publication No. 2002-374067 discloses a circuit substrate composed of a ceramic multilayer substrate stacked and bonded, by pressurization and heating, with a resin base material formed of thermoplastic resin on which conductive wiring patterns are formed and via holes are disposed within its interlayer connective sections. In accordance with this configuration, the fabrication step of a multilayer substrate composed of a multilayer ceramic substrate and a resin base material becomes simplified. Further, given that a reliable bonding between a multilayer ceramic substrate and a resin base material can be achieved, a highly reliable circuit substrate can be obtained.
  • Further, Japanese Patent Laid-open Publication No. 1998-256413 discloses an IC package composed of a ceramic multilayer substrate, within which a cavity is formed where an IC is mounted, bonded on and combined with a resin base material having a conductive layer and an insulating ceramic layer. In accordance with this configuration, since a wiring length and distance can both be reduced given that a patterned conductive layer can be formed on a resin base material, it is possible to achieve a miniaturized IC package with a high density wiring therein.
  • As noted above, with respect to a circuit substrate, miniaturization, high-speed performance and high performance are the characteristics strongly required. However, according to the first prior art reference above, since a multilayer wiring is not formed on the ceramic multilayer substrate, the substrate only serves as a base material. Further, the disclosed technology only enables an IC to be surface mounted. Therefore, in accordance with the technology, a high performance complex circuit substrate cannot be achieved.
  • Further, in the second prior art reference above, a resin base material having a conductive layer is interposed between the ceramic multilayer substrates while the layers are bonded using an adhesive and an IC is mounted in the cavity. However, since the ceramic multilayer substrates disposed on opposed surfaces function as the main component, fine wiring patterns cannot be achieved. Further, the problem of high costs has remained to be solved given that double-surface wirings would be required for a ceramic multilayer substrate in order to mount additional electronic components on the surface opposed to a mounting surface, the mounting surface being connected to a circuit substrate by using conductive balls. In addition, in order to be compatible with a high-speed performance IC, for example, a bypass capacitor must be connected to an electrode terminal of the IC at a minimum distance. However, in the second prior art reference, since a bypass capacitor cannot be mounted on an upper portion of the cavity, the capacitor can only be mounted on an external circuit substrate. Consequently, it has remained to be solved that an extensive wiring distance prevented achieving a high-speed operation.
  • SUMMARY OF THE INVENTION
  • It is, therefore, an object of the present invention to provide a circuit module, which is capable of containing a cavity structure, with a higher-density mountability and high-speed performance to solve the problems identified thus far, and to provide a method of fabricating the module.
  • In accordance with a preferred embodiment of the present invention, there is provided a first circuit module including: an electronic component; a ceramic multilayer substrate provided with a wiring layer disposed on top thereof and a cavity in which the electronic component is mounted, wherein a space between the electronic component and the cavity is filled with a thermosetting resin and a surface of the filled cavity is planarized; and a resin wiring substrate including an insulating adhesive layer disposed at one side thereof and provided with at least one opening filled with a conductive resin, wherein the ceramic multilayer substrate and the resin wiring substrate are bonded by the insulating adhesive layer, and the wiring layer on the ceramic multilayer substrate is electrically connected with the conductive resin.
  • In accordance with this configuration, given that an electronic component including an IC is mounted within the ceramic multilayer substrate, and also that the resin wiring substrate encloses the cavity region, various electronic components can be mounted on the resin wiring substrate on the cavity. Specifically, an IC or a passive device can also be mounted on the resin wiring substrate, including the areas inside and on the cavity. As a result, a module, which is miniaturized and having a high mounting density, high-speed performance and little noise can be obtained, because a higher mounting density of electronic components and a minimum distance wiring thereof are enabled.
  • In accordance with another preferred embodiment of the present invention, there is provided a second circuit module, which includes the first circuit module, wherein the height difference between a surface of the thermosetting resin filling the cavity and that of the ceramic multilayer substrate around the cavity is less than a thickness of the insulating adhesive layer.
  • In accordance with this configuration, when resin wiring patterns are formed on the ceramic multilayer substrate, it is possible to obtain a flat planar shape so that obtaining a multilayer structure becomes easier.
  • In accordance with still another preferred embodiment of the present invention, there is provided a third circuit module, which includes the first circuit module, wherein the resin wiring substrate further includes one or more stacking sheets, each of the stacking sheets having an insulating adhesive layer, a wiring layer formed thereon, the insulating adhesive layer being provided with at least one opening filled with a conductive resin and electrically connected to the wiring layer of each of the stacking sheets.
  • In accordance with this configuration, since the multilayer resin wiring substrate can be formed of sheets of a same material, not only are the fabrication steps simplified, but high performance circuit modules can be obtained at a low cost as well.
  • In accordance with still another preferred embodiment of the present invention, there is provided a fourth circuit module, which includes the first circuit module, wherein the insulating adhesive layer makes use of a thermosetting material. As a result, since the chemical resistance is increased after bonding on the ceramic multilayer substrate following thermally curing the adhesive layer, forming a wiring layer by etching the metal layer becomes easy. Further, the sturdiness of the module is enhanced.
  • In accordance with still another preferred embodiment of the present invention, there is provided a fifth circuit module, which includes the first circuit module, wherein the ceramic multilayer substrate is made of a glass-ceramic material allowing a low temperature sintering. As a result, since the ceramic multilayer substrate can be co-sintered with the conductive and insulating layers, the sintering operation can be carried out at a low cost. Further, since the difference between the ceramic substrate's thermal expansion coefficient and that of the resin wiring substrate is small, the module can withstand heating impact so that it is prevented from peeling off. Therefore, a highly reliable circuit module can be obtained.
  • In accordance with still another preferred embodiment of the present invention, there is provided a sixth circuit module, which includes the first circuit module, wherein at least one electronic component is mounted on a surface of the resin wiring substrate, at least a part of said at least one electronic component being located directly above at least a part of the cavity formed in the ceramic multilayer substrate. As a result of this configuration, for instance, if an IC is mounted on the cavity, a bypass capacitor can be mounted in a minimum distance from the IC's terminal. Accordingly, a circuit module capable of high-speed performance can be easily obtained.
  • In accordance with still another preferred embodiment of the present invention, there is provided a first method of fabricating a circuit module, which includes the steps of: mounting at least one electronic component in a cavity provided in a ceramic multilayer substrate; filling a space between the electronic component and the cavity with a thermosetting resin to planarize a surface of the filled cavity; providing at least one opening in an insulating adhesive layer of a sheet having the insulating adhesive layer and a metal layer stacked on each other or in both of the insulating adhesive layer and the metal layer, and filling the opening with a conductive resin connected to the metal layer; bonding the sheet and the ceramic multilayer substrate by the insulating adhesive layer and at the same time electrically connecting a wiring layer formed on the ceramic multilayer substrate with the conductive resin; and patterning the metal layer of the sheet to form a wiring layer.
  • In accordance with this method, the resin wiring substrate can be easily stacked on a ceramic multilayer substrate, of which cavity contains an electronic component such as an IC, and which is planarized by a thermosetting resin. Especially, since a wiring pattern on the metal layer of the sheet can be formed by a process such as etching after the sheet is bonded to the ceramic multilayer substrate, it is difficult to misalign the wiring pattern with the top surface wiring layer of the ceramic multilayer substrate. Consequently, it is possible to form fine patterns, thereby obtaining a multilayer structure as well. Further, given that it is easy to fill the opening with a conductive resin, a conduction failure rarely occurs. Therefore, a highly reliable circuit module having a high density wiring layer can be obtained.
  • In accordance with still another preferred embodiment of the present invention, there is provided a second method, which includes the first method, and further includes the steps of: bonding a stacking sheet which has an insulating adhesive layer and a metal layer, at least one opening being provided in the insulating adhesive layer or in both of the insulating adhesive layer and the metal layer and filled with a conductive resin connected with the metal layer, by means of the insulating adhesive layer, onto an uppermost layer of an assembly provided in the immediately preceding step and at the same time electrically connecting the wiring layer formed on the uppermost layer with the conductive resin of the stacking sheet; and patterning the metal layer of the stacking sheet to form a wiring layer, wherein the above two steps are repeated N times (N being an integer not smaller than 1).
  • In accordance with this method, the multilayer resin wiring substrate can be easily formed on a ceramic multilayer substrate, of which cavity contains an electronic component such as an IC, and which is planarized by a thermosetting resin.
  • In accordance with still another preferred embodiment of the present invention, there is provided a third method of fabricating a circuit module, which includes the steps of: mounting at least one electronic component in a cavity provided in a ceramic multilayer substrate; filling a space between the electronic component and the cavity with a thermosetting resin to planarize a surface of the filled cavity; patterning a metal layer of a sheet to form a wiring layer, the sheet having an insulating adhesive layer and the metal layer stacked on each other; providing at least one opening in the insulating adhesive layer or in both of the insulating adhesive layer and the wiring layer, and filling the opening with a conductive resin connected to the wiring layer; and bonding the sheet and the ceramic multilayer substrate by means of the insulating adhesive layer and at the same time electrically connecting a wiring layer formed on the ceramic multilayer substrate with the conductive resin.
  • In accordance with this method, the resin wiring substrate can be easily stacked on a ceramic multilayer substrate, of which cavity contains an electronic component such as an IC, and which is planarized by a thermosetting resin. In this method, since before being bonded to the ceramic multilayer substrate, a wiring pattern is formed on the sheet's metal layer by a process such as etching, and at the same time, an opening is formed and is filled with a conductive resin, the processes of forming openings and wiring-patterns as well as charging with the conductive resin can be carried out collectively using a large sheet. Therefore, the fabrication steps are considerably simplified.
  • In accordance with still another preferred embodiment of the present invention, there is provided a fourth method, which includes the third method, and further includes the step of bonding a stacking sheet which has an insulating adhesive layer and a wiring layer, at least one opening being provided in the insulating adhesive layer or in both of the insulating adhesive layer and the wiring layer and filled with a conductive resin connected with the wiring layer, by means of the insulating adhesive layer, onto an uppermost layer of an assembly provided in the immediately preceding step and at the same time electrically connecting the wiring layer formed on the uppermost layer with the conductive resin of the stacking sheet, wherein the above step is repeated N times (N being an integer not smaller than 1).
  • In accordance with this method, the multilayer resin wiring substrate can be easily formed on a ceramic multilayer substrate, of which cavity contains an electronic component such as an IC, and which is planarized by a thermosetting resin.
  • In accordance with still another preferred embodiment of the present invention, there is provided a fifth method of fabricating a circuit module, which includes the steps of: mounting at least one electronic component in a cavity provided in a ceramic multilayer substrate; filling a space between the electronic component and the cavity with a thermosetting resin to planarize a surface of the filled cavity; patterning a metal layer of a sheet to form a wiring layer and simultaneously providing at least one opening in the wiring layer, the sheet having an insulating adhesive layer and the metal layer stacked on each other; bonding the sheet and the ceramic multilayer substrate by means of the insulating adhesive layer; removing the insulating adhesive layer located under the opening in the wiring layer to provide an extended opening exposing therethrough a surface of a wiring layer formed on the ceramic multilayer substrate; and filling the extended opening with a conductive resin to electrically connect the wiring layer of the sheet with the wiring layer on the ceramic multilayer substrate.
  • In accordance with this method, the resin wiring substrate can be easily stacked on a ceramic multilayer substrate, of which cavity contains an electronic component such as an IC, and which is planarized by a thermosetting resin. Further, in this method, since before being bonded to the ceramic multilayer substrate, a wiring pattern is formed on the sheet's metal layer by a process such as etching, and after being bonded to the ceramic multilayer substrate, openings are formed on the insulating adhesive layer and are filled with a conductive resin, the openings are not yet formed during bonding and handling during bonding becomes easy, even when multiple openings are formed.
  • In accordance with still another preferred embodiment of the present invention, there is provided a sixth method, which includes the fifth method, and further includes the steps of: bonding a stacking sheet which has an insulating adhesive layer and a wiring layer, at least one opening being provided in the wiring layer, onto an uppermost layer of an assembly provided in the immediately preceding step by means of the insulating adhesive layer; in the stacking sheet, removing the insulating adhesive layer located under the opening in the wiring layer to provide an extended opening exposing therethrough a surface of the uppermost layer; and filling the extended opening in the stacking sheet with a conductive resin and electrically connecting the wiring layer of the stacking sheet with a wiring layer of the uppermost layer, wherein the above steps are repeated N times (N being an integer not smaller than 1)
  • In accordance with this method, the resin wiring substrate can be easily stacked on a ceramic multilayer substrate, of which cavity contains an electronic component such as an IC, and which is planarized by a thermosetting resin.
  • In accordance with still another preferred embodiment of the present invention, there is provided a seventh method, which includes one of the first, third and fifth method, wherein an amount of the thermosetting resin used in said step of filling the space to planarize the surface of the filled cavity corresponds to the difference between a volume of the cavity and that of the electronic component, and the height difference between a surface of the thermosetting resin and that of the ceramic multilayer substrate around the cavity is less than a thickness of the insulating adhesive layer in the immediate vicinity of the ceramic multilayer substrate. Further preferably, there is provided an eighth method, which includes one of the first, third and fifth method, wherein the step of filling the space to planarize the surface of the filled cavity is carried out by first filling the cavity with the thermosetting resin by using an amount exceeding the difference between a volume of the cavity and that of the electronic component, thermally curing the filled thermosetting resin, and then polishing a surface of the cured thermosetting resin and wherein the height difference between a surface of the polished resin and that of the ceramic multilayer substrate around the cavity is less than a thickness of the insulating adhesive layer directly abutting the ceramic multilayer substrate.
  • In accordance with these methods, since the height difference between the cavity region and the surface of the ceramic multilayer substrate is less than the thickness of the insulating adhesive layer, when the resin wiring substrate is stacked on the ceramic multilayer substrate, the height difference can be covered up by the insulating adhesive layer, and thus it is possible to prevent unevenness on the resin wiring substrate after bonding. As a result, it is easy to form the resin wiring substrate with multilayers.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The above and other objects and features of the present invention will become apparent from the following description of preferred embodiments given in conjunction with the accompanying drawings, in which:
  • FIGS. 1A and 1B are a cross-sectional view and a top plan view, respectively, of a circuit module in accordance with the first embodiment of this invention;
  • FIGS. 2A to 2C show a method of manufacturing a circuit module in accordance with the first embodiment of this invention, and are cross-sectional views illustrating a step of mounting an IC on a multilayer ceramic substrate and a step of planarizing the ceramic substrate;
  • FIGS. 3A to 3C are cross-sectional views illustrating a step of manufacturing a sheet in accordance with the manufacturing method of the first embodiment of this invention;
  • FIGS. 4A and 4B are cross-sectional views illustrating a step of forming a predetermined wiring layer by attaching a sheet on a ceramic multilayer substrate in accordance with the manufacturing method of the first embodiment of this invention;
  • FIGS. 5A to 5C are cross-sectional views illustrating a step of manufacturing a stacking sheet in accordance with the manufacturing method of the first embodiment of this invention;
  • FIG. 6 is a cross-sectional view of a circuit module having a metal layer of a stacking sheet etched to form a multilayer resin wiring substrate in the manufacturing method of the first embodiment of this invention;
  • FIGS. 7A to 7C are cross-sectional views illustrating a step of manufacturing a sheet in accordance with a circuit module manufacturing method of the second embodiment of this invention;
  • FIGS. 8A and 8B are cross-sectional views illustrating a step of manufacturing a circuit module having a single-layer resin wiring substrate by attaching a sheet on a multilayer ceramic substrate in accordance with the manufacturing method of the second embodiment of this invention;
  • FIG. 9 is a cross-sectional view illustrating a step of manufacturing a circuit module having a multilayer resin wiring substrate by stacking a stacking sheet on top of the other in accordance with the manufacturing method of the second embodiment of this invention;
  • FIGS. 10A to 10D are cross-sectional views illustrating a step of manufacturing a sheet in accordance with a circuit module manufacturing method of the third embodiment of this invention;
  • FIG. 11 is a cross-sectional view illustrating a step of manufacturing a circuit module having a single-layer resin wiring substrate by attaching a sheet on a multilayer ceramic substrate in accordance with the manufacturing method of the third embodiment of this invention;
  • FIGS. 12A and 12B are cross-sectional views illustrating a step of manufacturing a circuit module having a multilayer resin wiring substrate by stacking a stacking sheet on top of the other in accordance with the manufacturing method of the third embodiment of this invention;
  • FIGS. 13A and 13B are cross-sectional views illustrating a step of manufacturing a circuit module having a single-layer resin wiring substrate by attaching a sheet on a multilayer ceramic substrate in accordance with the manufacturing method of the fourth embodiment of this invention;
  • FIGS. 14A and 14B are cross-sectional views illustrating a step of manufacturing a circuit module having a multilayer resin wiring substrate by stacking a stacking sheet on top of the other in accordance with the manufacturing method of the fourth embodiment of this invention;
  • FIGS. 15A to 15C are cross-sectional views illustrating a step of manufacturing a circuit module having a single-layer resin wiring substrate by attaching a sheet on a multilayer ceramic substrate in accordance with the manufacturing method of the fifth embodiment of this invention; and
  • FIGS. 16A and 16B are cross-sectional views illustrating a step of manufacturing a circuit module having a multilayer resin wiring substrate by stacking a stacking sheet on top of the other in accordance with the manufacturing method of the fifth embodiment of this invention.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Hereinafter, preferred embodiments of the present invention are described in detail with reference to the accompanying figures. Same items in the figures are assigned a common reference numeral throughout the figures.
  • First Embodiment
  • A circuit module and a method of manufacturing same, in accordance with a first embodiment of this invention, are described with reference to FIGS. 1A to 4B.
  • FIGS. 1A and 1B are a cross-sectional view and a top plan view, respectively, of a circuit module in accordance with this first embodiment.
  • Multilayer ceramic substrate 10 is provided with conductive via 14 formed in dielectric layer 12 to make electrical connection between layers; interior wiring layer 16, top surface wiring layer 18 and bottom surface wiring layer 20, all of which are electrically connected with conductive via 14; and cavity 22 for mounting electronic component 30 thereon. For such multilayer ceramic substrate 10, for instance, when a glass-ceramic material is used as dielectric layers 12, it can be sintered at a relatively low temperature in the range of about 900-100° C. Consequently, dielectric layers 12 can be co-sintered with materials that form conductive via 14 and interior wiring layer 16. Further, it is possible to form top surface wiring layer 18, bottom surface wiring layer 20 and the like by co-sintering operation. However, top and bottom surface wirings 18 and 20 are typically excluded in the co-sintering of dielectric layers 12, conductive via 14 and interior wiring layer 16; instead, after forming wiring patterns on the top and bottom surfaces of dielectric layers 12, the substrate 10 is sintered again for formation of top and bottom surface wirings 18 and 20. Further, since a glass-ceramic material has a low thermal expansion coefficient, the reliability of the mounting part for electronic component 30 such as an integrated circuit (IC) can be improved.
  • Further, a material used for conductive via 14 and interior wiring layer 16 is not limited so long as it can be co-sintered with a glass-ceramic material and is conductive, namely, silver (Ag), copper (Cu), gold (Au), nickel (Ni), palladium (Pd), silver-palladium alloy, gold-palladium alloy or the like. Further, not only are wiring patterns formed on top and bottom surface wiring layers 18 and 20, but also terminal electrodes (not shown) for mounting the circuit module on a circuit substrate are formed thereon. The terminal electrodes may be gold plated to enhance their soldering qualities.
  • If, for instance, an IC is used as electronic component 30, cavity 22 is formed larger than the IC's external dimension. Further, on the bottom surface of cavity 22, an electrode pad 24 is formed for connecting with electronic component 30. Ceramic multilayer substrate 10 having cavity 22 may be fabricated by stacking and co-sintering a first green sheet with an opening serving as cavity 22 and a second green sheet with electrode pad 24.
  • Electronic component 30 is mounted on cavity 22. In this embodiment, since the example of using an IC as electronic component 30 has been illustrated, hereinafter, without further reference, IC 30 indicates electronic component 30. Bump 32 is formed on IC 30, and a general flip-chip mounting technique is used to connect bump 32 with electrode pad 24 formed on the bottom surface of cavity 22. Examples of the flip-chip mounting technique are as follows: a connection technique using a bump electrode and a conductive resin; a connection technique which employs soldering by using a solder bump; a connection technique using a plated bump and a conductive resin; and a connection technique employing an eutectic Au—Sn connection by using gold (Au) as a bump material and depositing tin (Sn) on a surface of electrode pad 24.
  • Since a gap exists in cavity 22, which has IC 30 mounted thereon, thermosetting resin 40 is used to seal the gap; thereafter, the surface of cavity 22 is planarized to make it approximately coplanar with that of ceramic multilayer substrate 10.
  • Resin wiring substrate 70 is attached on the surface of ceramic multilayer substrate 10. Resin wiring substrate 70 is composed of sheet 50 formed of first insulating adhesive layer 52 and first wiring layer 54, and stacking sheet 60, which is stacked on sheet 50, formed of second insulating adhesive layer 62 and second wiring layer 64. Ceramic multilayer substrate 10 is attached by first insulating adhesive layer 52 and connected electrically to the terminal electrode, which is a part of top surface wiring layer 18 of ceramic multilayer substrate 10, by conductive resin 56. Further, insulating adhesive layers 52 and 62 function as insulating layers between different layers.
  • First and second wiring layers 54 and 64 are, for example, formed by etching copper films attached on first and second insulating adhesive layers 52 and 62, respectively. In this case, when each of the copper films is 10 μm or less thick, this allows for higher densification of wiring than that of ceramic multilayer substrate 10 because a wiring width and a wiring pitch may be set to 20-30 μm, respectively.
  • Further, in this circuit module, electronic component 80 is mounted on a surface of resin wiring substrate 70, which includes an upper region where cavity 22 is formed. Thus electronic component 80 can be mounted on the surface of resin wiring substrate 70, which is located just above where cavity 22 is formed. Such electronic component 80 to be mounted can be a passive device like a chip capacitor or a chip resistor, or another IC different from IC 30. With regard to a method of mounting electronic component 80, a passive device may be connected by a solder reflow connection or a conductive adhesive connection, while an IC may be mounted by a flip-chip mounting technique or a wire bonding technique or the like. For example, when a chip capacitor is used as electronic component 80, it can function as a bypass capacitor connected to IC 30 at the shortest distance, thereby enabling a high-speed operation of IC 30. FIGS. 1A and 1B illustrate an example where a chip capacitor is mounted as electronic component 80. The chip capacitor is connected with second wiring layer 64 of resin wiring substrate 70 by solder 82.
  • As noted above, the circuit module of the present invention allows for enlarging mountable areas in addition to wiring at a minimum distance between IC 30 mounted on cavity 22 and electronic component 80 mounted on the surface of the resin wiring substrate 70. Accordingly, the circuit module's high-frequency characteristics are enhanced and noises generated by a sudden change of currents are suppressed.
  • Hereinafter, the method of fabricating a circuit module in accordance with the first embodiment will be described with reference to figures.
  • FIGS. 2A to 2C are cross-sectional views illustrating the steps of mounting IC 30 on ceramic multilayer substrate 10 wherein cavity 22 is formed and charging cavity 22 with thermosetting resin 40 for planarization.
  • As shown in FIG. 2A, a ceramic multi-layer substrate 10 can be easily fabricated by stacking and co-firing a first and a second green sheets prepared as follows: wiring patterns formed of conductive pastes such as silver (Ag) and copper (Cu) are deposited on the first green sheet which has an opening formed by employing processes such as laser technique or punching so that the opening functions as cavity 22 to contain IC 30, while wiring patterns are similarly formed on the second green sheet also. On the bottom surface of cavity 22, electrode pad 24 is disposed at a position corresponding to bump 32 of IC 30. Subsequently, interior wiring layer 16, top surface wiring layer 18, bottom surface wiring layer 20 and conductive via 14 that interconnect these layers are formed simultaneously.
  • FIG. 2B is a cross-sectional view illustrating mounting of IC 30 in cavity 22 using a flip-chip mounting technique. As the flip-chip mounting technique, various techniques generally for mounting an IC can be used as discussed earlier.
  • Next, as shown in FIG. 2C, the gap of cavity 22 is sealed with thermosetting resin 40, and then surface planarization is achieved. The charged quantity of thermosetting resin 40 is controlled so that it corresponds to the difference between cavity 22 and IC 30 volumes. As a result, the level difference between the surface of thermosetting resin 40 filling cavity 22 and the surface of ceramic multilayer substrate 10 can be made less than the thickness of first insulating adhesive layer 52, so that a sufficient adhesive strength is achieved when resin wiring substrate 70 is attached to ceramic multilayer substrate 10. Further, since resin wiring substrate 70 can have an even flat surface after attaching it, the process of forming first wiring layer 54 by etching a metal layer is facilitated. Further, mounting electronic component 80 on resin wiring substrate 70 also becomes easily manageable.
  • Alternatively, thermosetting resin 40 may be charged more than the aforementioned quantity and thermally cured thereafter, so that a mound of thermosetting resin 40 that formed above the surface of ceramic multilayer substrate 10 be grinded in order to planarize it. Since this method allows for a smaller level difference between the surface of thermosetting resin 40 and that of ceramic multilayer substrate 10, it is possible to enhance adhesive strength and processability, to facilitate the mounting process, and to improve reliability.
  • Further, thermosetting resin 40 used may be an epoxy resin, a polyimide resin, a silicon resin and the like.
  • FIGS. 3A to 3C are cross-sectional views illustrating a process of fabricating sheet 50 which functions as a first level resin wiring substrate on ceramic multilayer substrate 10 which is planarized by using thermosetting resin 40.
  • As shown in FIG. 3A, sheet 50 is fabricated by first attaching insulating adhesive layer 52 to a first metal layer 541 such as copper film. Thereafter, as shown in FIG. 3B, an opening 561 is formed in sheet 50 by drilling or punching of holes or the like.
  • Next, as shown in FIG. 3C, first opening 561 is filled with a conductive resin 56, whose major component is silver (Ag) or gold (Au), by employing a printing technique or a drawing technique. Following this method, sheet 50 having first opening 561 filled with conductive resin 56 is fabricated. Further, as for first insulating adhesive layer 52, a thermosetting adhesive material such as an epoxy resin, a polyimide resin or a silicon resin is used. This adhesive material shaped into a sheet may be used as first insulating adhesive layer 52, which could be bonded on first metal layer 541, otherwise, a predetermined thickness of the adhesive material can be laminated on first metal layer 541 to be used as first insulating adhesive layer 52.
  • Subsequently, sheet 50 shown in FIG. 3C is properly aligned on ceramic multilayer substrate 10 shown in FIG. 2C. The aligned sheets are pressurized and heated on its top and bottom major surfaces, whereby first insulating adhesive layer 52 is bonded to ceramic multilayer substrate 10 while top surface wiring layer 18 becomes electrically connected with conductive resin 56. Further, if conductive resin 56 has adhesive characteristics, it can augment the strength of the electrical connection.
  • With respect to the pressurization and heating conditions, using a mold for example, the stacked layers are preliminarily pressurized at about 0.8 kgf/cm2 and heated at about 170° C., and then the heating and pressurizing process is repeated at about 20 kgf/cm2 and about 200° C. under a reduced pressure atmosphere, thereby achieving strong adhesion. The result is shown in FIG. 4A.
  • Subsequently, as shown in FIG. 4B, first metal layer 541 of the resin wiring substrate of sheet 50 is etched to remove unnecessary portions to form first wiring layer 54. At this fabrication stage, since sheet 50 functions as a single-layer resin wiring substrate, the assembly in this condition can also be used as a circuit module. Further, upon mounting a passive device such as a capacitor and a resistor, or a functional device such as an IC on first wiring layer 54, the assembly can be used as a high-performance circuit module.
  • In this embodiment, a method of fabricating a circuit module of a multilayer resin wiring substrate 70 stacked on ceramic multilayer substrate 10 is described.
  • FIGS. 5A to 5C are cross-sectional views illustrating a process of fabricating stacking sheet 60 to be stacked on sheet 50 so as to form a multilayered structure. Stacking sheet 60 is composed of a second metal layer 641 and second insulating adhesive layer 62, and has the same configuration as that of sheet 50 shown in FIGS. 3A to 3C. This is illustrated in FIG. 5A.
  • Next, second opening 661 is formed at locations where first wiring layer 54 of sheet 50 can establish a connection. Second opening 661 can be formed in the same fashion as first opening 561 of sheet 50. FIG. 5B shows stacking sheet 60 after second opening 661 is formed. Subsequently, second opening 661 is filled with conductive resin 66. This resin charging process can be carried out using the same material and in the same manner as in sheet 50. FIG. 5C shows stacking sheet 60 ready to be bonded to sheet 50 after being charged with conductive resin 66.
  • Next, after a predetermined position of first wiring layer 54 of sheet 50 is properly aligned with conductive resin 66 of stacking sheet 60, the coupled sheets are subjected to pressurizing and heating for bonding while first wiring layer 54 establishes electrical connection with conductive resin 66 as well. This bonding step is carried out in the same fashion as in the bonding of sheet 50 to ceramic multilayer substrate 10.
  • Thereafter, second metal layer 641 of stacking sheet 60 is etched to remove unnecessary portions, thereby forming second wiring layer 64 as shown in FIG. 6. On second wiring layer 64 as fabricated thus far, a passive device, for example, capacitor, resistor or inductor, or an IC can be mounted. FIGS. 1A and 1B illustrate a case where a chip capacitor is mounted as electronic component 80.
  • In accordance with the circuit module of this embodiment, since IC 30 can be mounted on cavity 22 of ceramic multilayer substrate 10, and various electronic components 80 can also be mounted on the surface of resin wiring substrate 70 above cavity 22, not only is it possible to enhance high density mounting capability, but also to achieve, for instance, high speed performance of an IC and to facilitate its correspondence with a high-frequency circuit, because the IC can be connected to a chip capacitor at a minimum distance.
  • Second Embodiment
  • FIGS. 7A to 7C are cross-sectional views illustrating a process of fabricating sheet 500 in the method of fabricating a circuit module in accordance with a second embodiment of the present invention. Further, FIGS. 8A and 8B are cross-sectional views showing a process of stacking sheet 500 on ceramic multilayer substrate 10 wherein IC 30 is mounted on cavity 22 and the substrate is planarized by using thermosetting resin 40, ultimately forming a first wiring layer 540.
  • The second embodiment is different from the first embodiment with respect to the processes of fabricating sheet 500 and of forming first wiring layer 540 after stacking sheet 500 on ceramic multilayer substrate 10. Hereinafter, a method of fabricating a circuit module is described while focusing on its differences with the first embodiment.
  • As shown in FIG. 7A, using sheet 500 composed of first metal layer 542 (e.g., copper film) and first insulating adhesive layer 521, first opening 562 is formed at a predetermined location of first insulating adhesive layer 521 as shown in FIG. 7B. First opening 562 serves as a place where it is electrically connected with top surface wiring layer 18 of ceramic multilayer substrate 10, and it is formed by, for example, laser irradiation. The laser by its nature is capable of forming an opening in first insulating adhesive layer 521, but not in first metal layer 542, for example, of copper film because it is highly reflective. Accordingly, laser irradiation allows for perforation of only first insulating adhesive layer 521, not first metal layer 542.
  • Next, as shown in FIG. 7C, first opening 562 is filled with conductive resin 560 whose main component is silver (Ag) or copper (Cu). With respect to a material of conductive resin 560 and its filling process, their discussion is omitted given that the identical material and process may be used as in the first embodiment.
  • Sheet 500 fabricated in this manner is properly aligned and then bonded on ceramic multilayer substrate 10, as shown in FIG. 8A. This bonding may be carried out in the same fashion as in the first embodiment.
  • Further, as shown in FIG. 8B, first metal layer 542 is etched to form first wiring layer 540. As a result, since sheet 500 is capable of functioning as a single-layer resin wiring substrate, it can be used as a circuit module in this form. Further, on a terminal electrode (not shown) disposed in first wiring layer 540 of sheet 500, an electronic component such as a capacitor, a resistor, an inductor or an IC may be mounted.
  • As noted above, although a resin wiring substrate to be stacked on ceramic multilayer substrate 10 can be a single-layer structure, a method of fabricating a multilayer resin wiring substrate is described in this embodiment.
  • FIG. 9 is a cross-sectional view of a circuit module formed of a multilayer resin wiring substrate 700 wherein stacking sheet 600 is stacked on sheet 500 shown in FIG. 8B. Stacking sheet 600 may be formed in the same manner using the same material as sheet 500 shown in FIGS. 7A to 7C. Further, given that the process of forming second wiring layer 640 after aligning and bonding stacking sheet 600 on sheet 500 are identical to that of sheet 500, its description is omitted.
  • Based on the steps described thus far, a circuit module on which multilayer resin wiring substrate 700 is stacked can be made. In this embodiment, since the metal layer is not perforated unlike the first embodiment, laser irradiation can be employed to make fine openings. As a result, multilayer resin wiring substrate 700 becomes capable of even finer micro wiring so that a module with a high density circuit substrate can be made.
  • Third Embodiment
  • FIGS. 10A to 10D are cross-sectional views illustrating a process of fabricating sheet 510 in the method of fabricating a circuit module in accordance with a third embodiment of the present invention. Further, FIG. 11 is a cross-sectional view showing a process of stacking sheet 510 having first wiring layer 545 formed thereon, on ceramic multilayer substrate 10 wherein IC 30 is mounted on cavity 22 and the substrate is planarized using thermosetting resin 40.
  • In this embodiment, with respect to the fabricating step of sheet 510, its difference with that of the first embodiment lies in its stacking step on ceramic multilayer substrate 10 which is carried out after first wiring layer 545 is formed. Hereinafter, a method of fabricating a circuit module is described while focusing on its differences with the first embodiment.
  • As shown in FIG. 10A, using sheet 510 composed of first metal layer 544 (e.g., copper film) and first insulating adhesive layer 522, first opening 564 is formed at a predetermined location of first insulating adhesive layer 522 and first metal layer 544 as shown in FIG. 10B. First opening 564 is formed by, for example, punching or drilling.
  • Next, as shown in FIG. 10C, first opening 564 is filled with a conductive resin 565 whose main component is silver (Ag) or copper (Cu). With respect to a material of conductive resin 565 and its filling process, their discussion is omitted given that the identical material and process may be used as in the first embodiment.
  • Next, as shown in FIG. 10D, first wiring layer 545 is formed by processing (e.g., etching) first metal layer 544.
  • Sheet 510 formed in the manner described thus far is properly aligned and bonded on ceramic multilayer substrate 10 on which IC 30 is mounted as shown in FIG. 11. Since this bonding step can be carried out in the same fashion as the process described in the first embodiment, its description is omitted. As a result, given that sheet 510 is capable of functioning as a single-layer resin wiring substrate, the assembly could be used as a circuit module in this form. Further, on first wiring layer 545, an electronic component such as a capacitor, a resistor, an inductor or an IC may be surface mounted so that the assembly functions as a circuit module.
  • FIGS. 12A and 12B are cross-sectional views illustrating a step of fabricating a circuit module with multilayer resin wiring substrate 710 which is formed of stacking sheet 610 stacked on sheet 510 shown in FIG. 11. Stacking sheet 610 may be fabricated in the same manner using the same material as sheet 510 shown in FIGS. 10A to 10D. Specifically, as shown in FIG. 12A, stacking sheet 610 is fabricated by forming second wiring layer 645 from etching a metal layer on second insulating adhesive layer 622 while a second opening is filled with conductive resin 665.
  • As shown in FIG. 12B, stacking sheet 610 on which second wiring layer 645 is formed is properly aligned and bonded on sheet 510 while first wiring layer 545 of sheet 510 becomes electrically connected to conductive resin 665 simultaneously. An electronic component such as a capacitor as shown in FIGS. 1A and 1B can be mounted on second wiring layer 645 of the circuit module.
  • With respect to the method of fabricating a circuit module in accordance with the third embodiment, before sheet 510 and stacking sheet 610 are bonded on ceramic multilayer substrate 10, they are first subjected to charging first and second openings with conductive resins 565 and 665, and to forming first and second wiring layers 545 and 645. Thus, a circuit module is fabricated simply when the sheets are bonded on ceramic multilayer substrate 10. Therefore, sheet 510 and stacking sheet 610 may be fabricated in a large area collectively, thereafter formed for each ceramic multilayer substrate 10 and bonded thereon. In this fashion, fabricating steps can be considerably simplified.
  • Further, on second wiring layer 645, an electronic component which can be mounted is not limited to a capacitor, rather, it can be a passive device such as a resistor or an inductor, otherwise, a functional device such as a memory, an IC, or an image sensor, depending on the function of a fabricated circuit module.
  • Fourth Embodiment
  • Hereinafter, a method of fabricating a circuit module in accordance with a fourth embodiment is described with reference to FIGS. 13A to 14B.
  • FIG. 13A is a cross-sectional view of sheet 520, and FIG. 13B is a cross-sectional view of the sheet bonded on ceramic multilayer substrate 10 on which IC 30 is mounted. In this embodiment, sheet 520 is composed of a metal layer (e.g., copper film) formed on first insulating adhesive layer 524 and, before being bonded on ceramic multilayer substrate 10, the metal layer is treated to form first wiring layer 547 by employing a process such as etching. Further, sheet 520 is provided with a first opening only extending through first insulating adhesive layer 524 and the hole is filled with conductive resin 567. Since the steps of forming the first opening and filling it with conductive resin 567 may be carried out in the same fashion as those of the second embodiment, their description is omitted.
  • Sheet 520 fabricated in the manner above is properly aligned and bonded on ceramic multilayer substrate 10 as shown in FIG. 13B while an electrical connection between top surface wiring layer 18 and conductive resin 567 is established simultaneously. Since this process can be carried out in the same manner as that of the second embodiment, its description is omitted. As a result of boding sheet 520, a circuit module having a single-layer resin wiring substrate can be obtained. While the single-layer resin wiring substrate can be used as a part of the circuit module, it can also be used after an electronic component such as a capacitor, a resistor, an inductor or an IC is surface mounted on first wiring layer 547.
  • In the fourth embodiment, the method of stacking a multilayer resin wiring substrate on a ceramic multilayer substrate is also described. FIGS. 14A and 14B show a method of fabricating a circuit module having multilayer resin wiring substrate 720 formed of stacking sheet 620, which is stacked on sheet 520 shown in FIG. 13B. Stacking sheet 620 is composed of a second metal layer formed on second insulating adhesive layer 624. The second metal layer is treated to form second wiring layer 647 by employing a process such as etching. Further, second insulating adhesive layer 624 is provided with a second opening at a predetermined place and the opening is filled with conductive resin 667. Stacking sheet 620 can be fabricated in the same manner as sheet 520.
  • As shown in FIG. 14B, stacking sheet 620 fabricated in this manner is bonded after properly aligning its conductive resin 667 with first wiring layer 547 of sheet 520 on ceramic multilayer substrate 10 while first wiring layer 547 becomes electrically connected to conductive resin 667 simultaneously. Since this process can be carried out in the same fashion as the bonding process of sheet 520, its description is omitted. As a result of bonding stacking sheet 620, a circuit module having multilayer resin wiring substrate 720 can be obtained. While the stacking sheet can be used as a part of the circuit module, it can also be used after an electronic component such as a capacitor, a resistor, an inductor or an IC is surface mounted on second wiring layer 647.
  • Fifth Embodiment
  • A method of fabricating a circuit module in accordance with a fifth embodiment of the present invention will be described with reference to FIGS. 15A to 16B. As can be seen from FIGS. 15A to 15C, the method of circuit module fabrication of this embodiment is characterized by fabricating first wiring layer 548, and then forming a first opening 568 which extends through first wiring layer 548 and first insulating adhesive layer 526 and subsequently bonding sheet 530 on ceramic multilayer substrate 10 on which IC 30 is mounted, and finally, filling first opening 568 with conductive resin 569.
  • FIGS. 15A to 15C are cross-sectional views illustrating a method of fabricating a circuit module having a single layer resin wiring substrate. As shown in FIG. 15A, sheet 530 used is composed of a first metal layer formed of, for example, a copper film, and first insulating adhesive layer 526 while first wiring layer 548 is formed by employing a process such as etching, on the first metal layer. Further, first wiring layer 548 is provided at a predetermined place with first opening 568 which extends through first insulating adhesive layer 526. This process can be carried out in the same manner as in the first embodiment.
  • FIG. 15B is a cross-sectional view illustrating sheet 530 bonded on ceramic multilayer substrate 10 on which IC 30 is mounted. This bonding process can also be carried out in the same fashion as in the first embodiment.
  • Thereafter, as shown in FIG. 15C, first opening 568 is filled with conductive resin 569 so that top surface wiring layer 18 of ceramic multilayer substrate 10 can establish electrical connection with first wiring layer 548 of sheet 530, thereby obtaining a circuit module having a single layer resin wiring substrate. While the single-layer resin wiring substrate can be used as a part of the circuit module, it can also be used after an electronic component such as a capacitor, a resistor, an inductor or an IC is surface mounted on second wiring layer 548.
  • In this embodiment, a method of stacking a multilayer resin wiring substrate on a ceramic multilayer substrate is also described.
  • FIGS. 16A and 16B are cross-sectional views illustrating a method of fabricating a circuit module having multilayer resin wiring substrate 730 composed of sheet 530 on which stacking sheet 630 is stacked. As shown in FIG. 16A, stacking sheet 630 is fabricated in the same manner as sheet 530. Specifically, using stacking sheet 630 composed of a second metal layer formed of, for example, a copper film and second insulating adhesive layer 626, the second metal layer is subjected to a process such as etching to form second wiring layer 648. Further, second wiring layer 648 is provided with second opening 668 extending through second insulating adhesive layer 626 at a predetermined place. This process carried out in the same fashion as in the first embodiment.
  • Thereafter, as shown in FIG. 16B, first wiring layer 548 of sheet 530 is bonded to second opening 668 of stacking sheet 630 after they are properly aligned, and then second opening 668 is filled with a conductive resin 669 so that first wiring layer 548 of sheet 530 establishes electrical connection with second wiring layer 648 of stacking sheet 630 by the conductive resin 669, thereby obtaining a circuit module having a multilayer resin wiring substrate 730. While the multilayer resin wiring substrate can be used as a part of the circuit module, it can also be used as a circuit module having an electronic component such as a capacitor, a resistor, an inductor or an IC is surface mounted on second wiring layer 648.
  • In this fabricating method, an opening may be formed not only by a mechanical method such as drilling and punching, but also by various other methods. For example, a predetermined place of a metal layer is removed by etching, thereby having the opening only extending through the metal layer, which is then bonded on a ceramic multilayer substrate. After bonding, laser irradiation is used to perforate the insulating adhesive layer so that the opening extends through the lower layer. After forming the opening, it can be filled with a conductive resin. Since a wiring layer is not etched when an insulating adhesive layer is perforated by laser irradiation, it is possible to process in accordance with the same configuration of openings in the wiring layer in a self-alignment manner so as to make the precision of the laser irradiation rough.
  • Further, although the first to fifth embodiments illustrate cases where only one IC is mounted on a cavity, the present invention is not limited thereto. For example, an IC can be mounted together with a passive device; otherwise, multiple ICs may be mounted as well. In addition, there can be more than one cavity.
  • Further, although these embodiments described thus far cases where a resin wiring substrate has either a single-layer or double-layer structure, the present invention is not limited thereto. Even if a resin wiring substrate has a multilayer structure, the same process is employed to fabricate such a module. Moreover, with respect to a ceramic multilayer substrate, this invention is not limited to the method of bonding two green sheets. For instance, three or more green sheets can be bonded to each other so that they can be used as a ceramic multilayer substrate.
  • With a circuit module and method of fabricating same in accordance with the present invention, since an electronic component such as IC is mounted on a cavity of a ceramic multilayer substrate while the cavity is planarized by using a thermosetting resin before stacking a resin wiring substrate, it is possible to form a wiring and to mount a electronic component on the cavity, the capabilities not available in the prior art. Consequently, the mounting density of electronic components is enhanced and the connection between an IC and a chip capacitor can be established at a minimum distance. Therefore, it is possible not only to operate the IC at a high speed but also to obtain a circuit module compatible with a high frequency. Further, when electronic components including an IC are mounted, it is possible to diversify application of the circuit module.
  • While the invention has been shown and described with respect to the preferred embodiments, it will be understood by those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the invention as defined in the following claims.

Claims (22)

1. A circuit module comprising:
an electronic component;
a ceramic multilayer substrate provided with a wiring layer disposed on top thereof and a cavity in which the electronic component is mounted, wherein a space between the electronic component and the cavity is filled with a thermosetting resin and a surface of the filled cavity is planarized; and
a resin wiring substrate including an insulating adhesive layer disposed at one side thereof and provided with at least one opening filled with a conductive resin,
wherein the ceramic multilayer substrate and the resin wiring substrate are bonded by the insulating adhesive layer, and the wiring layer on the ceramic multilayer substrate is electrically connected with the conductive resin.
2. The circuit module of claim 1, wherein the height difference between a surface of the thermosetting resin filling the cavity and that of the ceramic multilayer substrate around the cavity is less than a thickness of the insulating adhesive layer.
3. The circuit module of claim 1, wherein the resin wiring substrate further includes one or more stacking sheets, each of the stacking sheets having an insulating adhesive layer, a wiring layer formed thereon, the insulating adhesive layer being provided with at least one opening filled with a conductive resin which is electrically connected to the wiring layer of each of the stacking sheets.
4. The circuit module of claim 1, wherein the insulating adhesive layer makes use of a thermosetting material.
5. The circuit module of claim 1, wherein the ceramic multilayer substrate is made of a glass-ceramic material allowing a low temperature sintering.
6. The circuit module of claim 1, wherein at least one electronic component is mounted on a surface of the resin wiring substrate, at least a part of said at least one electronic component being located directly above at least a part of the cavity formed in the ceramic multilayer substrate.
7. The circuit module of claim 1, wherein the electronic component mounted in the cavity includes a semiconductor integrated circuit device.
8. A method of fabricating a circuit module, comprising the steps of:
(a) mounting at least one electronic component in a cavity provided in a ceramic multilayer substrate;
(b) filling a space between the electronic component and the cavity with a thermosetting resin to planarize a surface of the filled cavity;
(c) providing at least one opening in an insulating adhesive layer of a sheet having the insulating adhesive layer and a metal layer stacked on each other or in both of the insulating adhesive layer and the metal layer, and filling the opening with a conductive resin connected to the metal layer;
(d) bonding the sheet and the ceramic multilayer substrate by the insulating adhesive layer and at the same time electrically connecting a wiring layer formed on the ceramic multilayer substrate with the conductive resin; and
(e) patterning the metal layer of the sheet to form a wiring layer.
9. The method of claim 8, further comprising, after the step (e), the steps of:
(f) bonding a stacking sheet which has an insulating adhesive layer and a metal layer, at least one opening being provided in the insulating adhesive layer or in both of the insulating adhesive layer and the metal layer and filled with a conductive resin connected with the metal layer, by means of the insulating adhesive layer, onto an uppermost layer of an assembly provided in the immediately preceding step and at the same time electrically connecting the wiring layer formed on the uppermost layer with the conductive resin of the stacking sheet; and
(g) patterning the metal layer of the stacking sheet to form a wiring layer, wherein the steps (f) and (g) are repeated N times (N being an integer not smaller than 1).
10. The method of claim 8, wherein an amount of the thermosetting resin used in said step (b) of filling the space to planarize the surface of the filled cavity corresponds to the difference between a volume of the cavity and that of the electronic component, and the height difference between a surface of the thermosetting resin and that of the ceramic multilayer substrate around the cavity is less than a thickness of the insulating adhesive layer in the immediate vicinity of the ceramic multilayer substrate.
11. The method of claim 8, wherein the step (b) of filling the space to planarize the surface of the filled cavity is carried out by first filling the cavity with the thermosetting resin by using an amount exceeding the difference between a volume of the cavity and that of the electronic component, thermally curing the filled thermosetting resin, and then polishing a surface of the cured thermosetting resin and wherein the height difference between a surface of the polished resin and that of the ceramic multilayer substrate around the cavity is less than a thickness of the insulating adhesive layer directly abutting the ceramic multilayer substrate.
12. The method of claim 8, wherein the electronic component includes a semiconductor integrated circuit device.
13. A method of fabricating a circuit module, comprising the steps of:
(a) mounting at least one electronic component in a cavity provided in a ceramic multilayer substrate;
(b) filling a space between the electronic component and the cavity with a thermosetting resin to planarize a surface of the filled cavity;
(c) patterning a metal layer of a sheet to form a wiring layer, the sheet having an insulating adhesive layer and the metal layer stacked on each other;
(d) providing at least one opening in the insulating adhesive layer or in both of the insulating adhesive layer and the wiring layer, and filling the opening with a conductive resin connected to the wiring layer; and
(e) bonding the sheet and the ceramic multilayer substrate by means of the insulating adhesive layer and at the same time electrically connecting a wiring layer formed on the ceramic multilayer substrate with the conductive resin.
14. The method of claim 13, further comprising, after the step (e), the step of:
(f) bonding a stacking sheet which has an insulating adhesive layer and a wiring layer, at least one opening being provided in the insulating adhesive layer or in both of the insulating adhesive layer and the wiring layer and filled with a conductive resin connected with the wiring layer, by means of the insulating adhesive layer, onto an uppermost layer of an assembly provided in the immediately preceding step and at the same time electrically connecting the wiring layer formed on the uppermost layer with the conductive resin of the stacking sheet,
wherein the step (f) is repeated N times (N being an integer not smaller than 1).
15. The method of claim 13, wherein an amount of the thermosetting resin used in said step (b) of filling the space to planarize the surface of the filled cavity corresponds to the difference between a volume of the cavity and that of the electronic component, and the height difference between a surface of the thermosetting resin and that of the ceramic multilayer substrate around the cavity is less than a thickness of the insulating adhesive layer in the immediate vicinity of the ceramic multilayer substrate.
16. The method of claim 13, wherein the step (b) of filling the space to planarize the surface of the filled cavity is carried out by first filling the cavity with the thermosetting resin by using an amount exceeding the difference between a volume of the cavity and that of the electronic component, thermally curing the filled thermosetting resin, and then polishing a surface of the cured thermosetting resin and wherein the height difference between a surface of the polished resin and that of the ceramic multilayer substrate around the cavity is less than a thickness of the insulating adhesive layer directly abutting the ceramic multilayer substrate.
17. The method of claim 13, wherein the electronic component includes a semiconductor integrated circuit device.
18. A method of fabricating a circuit module, comprising the steps of:
(a) mounting at least one electronic component in a cavity provided in a ceramic multilayer substrate;
(b) filling a space between the electronic component and the cavity with a thermosetting resin to planarize a surface of the filled cavity;
(c) patterning a metal layer of a sheet to form a wiring layer and simultaneously providing at least one opening in the wiring layer, the sheet having an insulating adhesive layer and the metal layer stacked on each other;
(d) bonding the sheet and the ceramic multilayer substrate by means of the insulating adhesive layer;
(e) removing the insulating adhesive layer located under the opening in the wiring layer to provide an extended opening exposing therethrough a surface of a wiring layer formed on the ceramic multilayer substrate; and
(f) filling the extended opening with a conductive resin to electrically connect the wiring layer of the sheet with the wiring layer on the ceramic multilayer substrate.
19. The method of claim 18, further comprising, after the step (f), the steps of:
(g) bonding a stacking sheet which has an insulating adhesive layer and a wiring layer, at least one opening being provided in the wiring layer, onto an uppermost layer of an assembly provided in the immediately preceding step by means of the insulating adhesive layer;
(h), in the stacking sheet, removing the insulating adhesive layer located under the opening in the wiring layer to provide an extended opening exposing therethrough a surface of the uppermost layer; and
(i) filling the extended opening in the stacking sheet with a conductive resin and electrically connecting the wiring layer of the stacking sheet with a wiring layer of the uppermost layer,
wherein the steps (g) to (i) are repeated N times (N being an integer not smaller than 1)
20. The method of claim 18, wherein an amount of the thermosetting resin used in said step (b) of filling the space to planarize the surface of the filled cavity corresponds to the difference between a volume of the cavity and that of the electronic component, and the height difference between a surface of the thermosetting resin and that of the ceramic multilayer substrate around the cavity is less than a thickness of the insulating adhesive layer in the immediate vicinity of the ceramic multilayer substrate.
21. The method of claim 18, wherein the step (b) of filling the space to planarize the surface of the filled cavity is carried out by first filling the cavity with the thermosetting resin by using an amount exceeding the difference between a volume of the cavity and that of the electronic component, thermally curing the filled thermosetting resin, and then polishing a surface of the cured thermosetting resin and wherein the height difference between a surface of the polished resin and that of the ceramic multilayer substrate around the cavity is less than a thickness of the insulating adhesive layer directly abutting the ceramic multilayer substrate.
22. The method of claim 18, wherein the electronic component includes a semiconductor integrated circuit device.
US10/895,050 2003-07-22 2004-07-21 Circuit module and manufacturing method thereof Abandoned US20050017347A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/905,870 US8003438B2 (en) 2003-07-22 2007-10-05 Circuit module and manufacturing method thereof

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2003277432A JP3709882B2 (en) 2003-07-22 2003-07-22 Circuit module and manufacturing method thereof
JP2003-277432 2003-07-22

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/905,870 Division US8003438B2 (en) 2003-07-22 2007-10-05 Circuit module and manufacturing method thereof

Publications (1)

Publication Number Publication Date
US20050017347A1 true US20050017347A1 (en) 2005-01-27

Family

ID=33549970

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/895,050 Abandoned US20050017347A1 (en) 2003-07-22 2004-07-21 Circuit module and manufacturing method thereof
US11/905,870 Expired - Fee Related US8003438B2 (en) 2003-07-22 2007-10-05 Circuit module and manufacturing method thereof

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11/905,870 Expired - Fee Related US8003438B2 (en) 2003-07-22 2007-10-05 Circuit module and manufacturing method thereof

Country Status (5)

Country Link
US (2) US20050017347A1 (en)
EP (1) EP1505858A3 (en)
JP (1) JP3709882B2 (en)
CN (1) CN100568489C (en)
TW (1) TWI351097B (en)

Cited By (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070095471A1 (en) * 2005-10-14 2007-05-03 Ibiden Co., Ltd Multilayered printed circuit board and method for manufacturing the same
US20070187818A1 (en) * 2006-02-15 2007-08-16 Texas Instruments Incorporated Package on package design a combination of laminate and tape substrate
US20080186690A1 (en) * 2007-02-07 2008-08-07 Nokia Corporation Electronics Package And Manufacturing Method Thereof
US20090065245A1 (en) * 2006-11-13 2009-03-12 Phoenix Precision Technology Corporation Circuit board structure and fabrication method thereof
US20090134490A1 (en) * 2007-11-28 2009-05-28 Tdk Corporation Electronic component module
US20100108371A1 (en) * 2008-11-06 2010-05-06 Ibiden Co., Ltd. Wiring board with built-in electronic component and method for manufacturing the same
US20110044015A1 (en) * 2009-08-20 2011-02-24 Fujitsu Limited Multichip module and method for manufacturing the same
US20110069448A1 (en) * 2008-05-30 2011-03-24 Weichslberger Guenther Method for integrating at least one electronic component into a printed circuit board, and printed circuit board
US20110089551A1 (en) * 2006-04-25 2011-04-21 Oki Electric Industry Co., Ltd. Semiconductor device with double-sided electrode structure and its manufacturing method
US20110130807A1 (en) * 2009-12-01 2011-06-02 Nidek Co., Ltd. Vision regeneration assist apparatus and implantable apparatus
US20110127636A1 (en) * 2009-11-27 2011-06-02 Samsung Electro-Mechanics Co., Ltd. Integrated passive device assembly
US20110176284A1 (en) * 2005-12-16 2011-07-21 Ibiden Co., Ltd. multilayer printed circuit board and the manufacturing method thereof
US20120273959A1 (en) * 2011-04-30 2012-11-01 Stats Chippac, Ltd. Semiconductor Device and Method of Embedding TSV Semiconductor Die Within Substrate for Vertical Interconnect in POP
US20130075936A1 (en) * 2011-09-23 2013-03-28 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Interconnect Substration for FO-WLCSP
US20140268574A1 (en) * 2011-11-30 2014-09-18 Fujikura Ltd. Component built-in board and method of manufacturing the same, and component built-in board mounting body
US20150287671A1 (en) * 2014-04-08 2015-10-08 Siliconware Precision Industries Co., Ltd. Package structure and method for fabricating the same
US9331011B2 (en) * 2013-03-28 2016-05-03 Shinko Electric Industries Co., Ltd. Electronic component built-in substrate and method of manufacturing the same
US9806061B2 (en) * 2016-03-31 2017-10-31 Altera Corporation Bumpless wafer level fan-out package
US9984989B2 (en) 2014-09-17 2018-05-29 Advanced Semiconductor Engineering, Inc. Semiconductor substrate and semiconductor package structure
US10002857B2 (en) * 2016-04-12 2018-06-19 Qualcomm Incorporated Package on package (PoP) device comprising thermal interface material (TIM) in cavity of an encapsulation layer
US20190082543A1 (en) * 2014-02-27 2019-03-14 At&S Austria Technologie & Systemtechnik Aktiengesellschaft Method for Making Contact with a Component Embedded in a Printed Circuit Board
US20200260572A1 (en) * 2019-02-12 2020-08-13 Nippon Pillar Packing Co., Ltd. Method for producing high frequency circuit board, and high frequency circuit board
US10779413B2 (en) 2013-12-12 2020-09-15 At&S Austria Technologie & Systemtechnik Aktiengesellschaft Method of embedding a component in a printed circuit board
US11172576B2 (en) 2013-11-27 2021-11-09 At&S Austria Technologie & Systemtechnik Aktiengesellschaft Method for producing a printed circuit board structure
CN113745169A (en) * 2021-07-23 2021-12-03 中国电子科技集团公司第二十九研究所 Multi-cavity LTCC substrate and packaging box body welding structure and method
US20210400803A1 (en) * 2020-06-22 2021-12-23 At&S Austria Technologie & Systemtechnik Aktiengesellschaft Component Carrier With Embedded Component Covered by Functional Film Having an Inhomogeneous Thickness Distribution
US20220386479A1 (en) * 2021-05-28 2022-12-01 Tse Co., Ltd. Batch joining type multi-layer printed circuit board and manufacturing method of the same

Families Citing this family (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070080458A1 (en) * 2005-10-11 2007-04-12 Tsuyoshi Ogawa Hybrid module and method of manufacturing the same
JP4835264B2 (en) * 2006-05-26 2011-12-14 株式会社村田製作所 Component built-in circuit module board
JP5082321B2 (en) * 2006-07-28 2012-11-28 大日本印刷株式会社 Multilayer printed wiring board and manufacturing method thereof
WO2008023827A1 (en) * 2006-08-25 2008-02-28 Sanyo Electric Co., Ltd. Semiconductor device
US9034729B2 (en) * 2006-08-25 2015-05-19 Semiconductor Components Industries, Llc Semiconductor device and method of manufacturing the same
JP4354472B2 (en) * 2006-08-31 2009-10-28 Tdk株式会社 Electronic component module
US8064211B2 (en) 2006-08-31 2011-11-22 Tdk Corporation Passive component and electronic component module
JP5100081B2 (en) * 2006-10-20 2012-12-19 新光電気工業株式会社 Electronic component-mounted multilayer wiring board and manufacturing method thereof
DE102007010731A1 (en) * 2007-02-26 2008-08-28 Würth Elektronik GmbH & Co. KG Method for arranging electronic chip in circuit board, involves forming of cavity in circuit board and base of cavity is structured for forming connection point
JP5280014B2 (en) * 2007-04-27 2013-09-04 ラピスセミコンダクタ株式会社 Semiconductor device and manufacturing method thereof
US8018052B2 (en) * 2007-06-29 2011-09-13 Stats Chippac Ltd. Integrated circuit package system with side substrate having a top layer
JP2009104888A (en) * 2007-10-23 2009-05-14 Nec Tokin Corp Protection module
US8456002B2 (en) 2007-12-14 2013-06-04 Stats Chippac Ltd. Semiconductor device and method of forming insulating layer disposed over the semiconductor die for stress relief
US9318441B2 (en) 2007-12-14 2016-04-19 Stats Chippac, Ltd. Semiconductor device and method of forming sacrificial adhesive over contact pads of semiconductor die
US8343809B2 (en) 2010-03-15 2013-01-01 Stats Chippac, Ltd. Semiconductor device and method of forming repassivation layer with reduced opening to contact pad of semiconductor die
US8183095B2 (en) 2010-03-12 2012-05-22 Stats Chippac, Ltd. Semiconductor device and method of forming sacrificial protective layer to protect semiconductor die edge during singulation
US7767496B2 (en) * 2007-12-14 2010-08-03 Stats Chippac, Ltd. Semiconductor device and method of forming interconnect structure for encapsulated die having pre-applied protective layer
JP5274575B2 (en) * 2007-12-28 2013-08-28 サン−ゴバン パフォーマンス プラスティックス コーポレイション Reinforced tube
JP5395360B2 (en) * 2008-02-25 2014-01-22 新光電気工業株式会社 Manufacturing method of electronic component built-in substrate
KR100972431B1 (en) 2008-03-25 2010-07-26 삼성전기주식회사 Embedded printed circuit board and manufacturing method thereof
US7989950B2 (en) * 2008-08-14 2011-08-02 Stats Chippac Ltd. Integrated circuit packaging system having a cavity
US8823160B2 (en) * 2008-08-22 2014-09-02 Stats Chippac Ltd. Integrated circuit package system having cavity
JP5026400B2 (en) * 2008-12-12 2012-09-12 新光電気工業株式会社 Wiring board and manufacturing method thereof
US7989942B2 (en) * 2009-01-20 2011-08-02 Altera Corporation IC package with capacitors disposed on an interposal layer
JP5099063B2 (en) * 2009-03-31 2012-12-12 Tdk株式会社 Electronic component module
KR101095130B1 (en) * 2009-12-01 2011-12-16 삼성전기주식회사 A printed circuit board comprising embeded electronic component within and a method for manufacturing the same
JP5190811B2 (en) * 2009-12-25 2013-04-24 Tdk株式会社 Power module
JP2011146519A (en) * 2010-01-14 2011-07-28 Panasonic Corp Semiconductor device and method of manufacturing the same
US9548240B2 (en) 2010-03-15 2017-01-17 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming repassivation layer for robust low cost fan-out semiconductor package
AT12317U1 (en) * 2010-04-13 2012-03-15 Austria Tech & System Tech METHOD FOR INTEGRATING AN ELECTRONIC COMPONENT INTO A PCB AND A PCB WITH AN INTEGRATED ELECTRONIC COMPONENT
US8865525B2 (en) * 2010-11-22 2014-10-21 Bridge Semiconductor Corporation Method of making cavity substrate with built-in stiffener and cavity substrate manufactured thereby
JP5768682B2 (en) * 2011-11-25 2015-08-26 株式会社デンソー Electronic device and manufacturing method thereof
TWI465163B (en) * 2012-04-20 2014-12-11 Bridge Semiconductor Corp Method of making cavity substrate with built-in stiffener and cavity substrate manufactured thereby
US8927345B2 (en) * 2012-07-09 2015-01-06 Freescale Semiconductor, Inc. Device package with rigid interconnect structure connecting die and substrate and method thereof
SG10201400396WA (en) * 2014-03-05 2015-10-29 Delta Electronics Int’L Singapore Pte Ltd Package structure and stacked package module with the same
TWI555101B (en) * 2014-05-27 2016-10-21 矽品精密工業股份有限公司 Package structure and method of manufacture
TWI573202B (en) * 2015-06-18 2017-03-01 欣興電子股份有限公司 Package structure and manufacturing method thereof
EP3314649A4 (en) * 2015-06-25 2019-01-09 Intel Corporation Integrated circuit structures with recessed conductive contacts for package on package
JP2015181204A (en) * 2015-07-10 2015-10-15 大日本印刷株式会社 electronic module
US10453786B2 (en) 2016-01-19 2019-10-22 General Electric Company Power electronics package and method of manufacturing thereof
DE102016203453A1 (en) * 2016-03-02 2017-09-07 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Method for producing a semiconductor component and semiconductor component
KR102595896B1 (en) * 2016-08-08 2023-10-30 삼성전자 주식회사 Printed Circuit Board, and semiconductor package having the same
JP7021854B2 (en) * 2017-01-24 2022-02-17 ゼネラル・エレクトリック・カンパニイ Electronic circuit package for electric power and its manufacturing method
CN112234035B (en) * 2020-09-29 2023-02-28 日月光半导体制造股份有限公司 Semiconductor packaging structure and forming method thereof

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5745984A (en) * 1995-07-10 1998-05-05 Martin Marietta Corporation Method for making an electronic module
US6538210B2 (en) * 1999-12-20 2003-03-25 Matsushita Electric Industrial Co., Ltd. Circuit component built-in module, radio device having the same, and method for producing the same
US6876554B1 (en) * 1999-09-02 2005-04-05 Ibiden Co., Ltd. Printing wiring board and method of producing the same and capacitor to be contained in printed wiring board

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS632336A (en) * 1986-06-20 1988-01-07 Mitsubishi Electric Corp Manufacture of semiconductor device
US5079065A (en) * 1990-04-02 1992-01-07 Fuji Xerox Co., Ltd. Printed-circuit substrate and method of making thereof
US5672226A (en) * 1995-10-11 1997-09-30 Delco Electronics Corporation Process of forming multilayer circuit boards
JPH09148743A (en) 1995-11-20 1997-06-06 Mitsubishi Gas Chem Co Inc Method for manufacturing hybrid multilayer printed board of ceramic/plastic
JPH10256413A (en) 1997-03-11 1998-09-25 Toshiba Corp Semiconductor package
JPH10261872A (en) 1997-03-18 1998-09-29 Hitachi Chem Co Ltd Material for multilayer wiring board, its manufacture, and manufacture of multilayer wiring board using it
JPH1154646A (en) * 1997-07-31 1999-02-26 Toshiba Corp Package for semiconductor element and production thereof
JP3470787B2 (en) * 1997-07-31 2003-11-25 株式会社東芝 Method of manufacturing composite package for semiconductor device
US6207259B1 (en) * 1998-11-02 2001-03-27 Kyocera Corporation Wiring board
JP3522571B2 (en) 1999-03-05 2004-04-26 日本特殊陶業株式会社 Wiring board
US6208259B1 (en) * 1999-03-09 2001-03-27 Case Corporation Basket level indicator for cotton harvester
US6583210B2 (en) * 2001-02-01 2003-06-24 The Goodyear Tire & Rubber Company Tire having tread with co-extruded non-black colored overlay
JP3840921B2 (en) * 2001-06-13 2006-11-01 株式会社デンソー Printed circuit board and manufacturing method thereof
JP2003014268A (en) 2001-06-29 2003-01-15 Sanyo Electric Co Ltd Air conditioning ventilator
JP2003100937A (en) 2001-09-26 2003-04-04 Hitachi Ltd High-frequency module
JP3890947B2 (en) * 2001-10-17 2007-03-07 松下電器産業株式会社 High frequency semiconductor device
JP2003142628A (en) * 2001-11-08 2003-05-16 Ngk Spark Plug Co Ltd Wiring board

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5745984A (en) * 1995-07-10 1998-05-05 Martin Marietta Corporation Method for making an electronic module
US6876554B1 (en) * 1999-09-02 2005-04-05 Ibiden Co., Ltd. Printing wiring board and method of producing the same and capacitor to be contained in printed wiring board
US6538210B2 (en) * 1999-12-20 2003-03-25 Matsushita Electric Industrial Co., Ltd. Circuit component built-in module, radio device having the same, and method for producing the same

Cited By (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070095471A1 (en) * 2005-10-14 2007-05-03 Ibiden Co., Ltd Multilayered printed circuit board and method for manufacturing the same
US9027238B2 (en) 2005-10-14 2015-05-12 Ibiden Co., Ltd. Multilayered printed circuit board and method for manufacturing the same
US8973259B2 (en) 2005-10-14 2015-03-10 Ibiden Co., Ltd. Method for manufacturing a multilayered circuit board
US8912451B2 (en) 2005-10-14 2014-12-16 Ibiden Co., Ltd. Multilayered printed circuit board and method for manufacturing the same
US8692132B2 (en) 2005-10-14 2014-04-08 Ibiden Co., Ltd. Multilayered printed circuit board and method for manufacturing the same
US8101868B2 (en) * 2005-10-14 2012-01-24 Ibiden Co., Ltd. Multilayered printed circuit board and method for manufacturing the same
US20110176284A1 (en) * 2005-12-16 2011-07-21 Ibiden Co., Ltd. multilayer printed circuit board and the manufacturing method thereof
US8705248B2 (en) 2005-12-16 2014-04-22 Ibiden Co., Ltd. Multilayer printed circuit board
US8320135B2 (en) * 2005-12-16 2012-11-27 Ibiden Co., Ltd. Multilayer printed circuit board
US20070187818A1 (en) * 2006-02-15 2007-08-16 Texas Instruments Incorporated Package on package design a combination of laminate and tape substrate
US20110089551A1 (en) * 2006-04-25 2011-04-21 Oki Electric Industry Co., Ltd. Semiconductor device with double-sided electrode structure and its manufacturing method
US20090065245A1 (en) * 2006-11-13 2009-03-12 Phoenix Precision Technology Corporation Circuit board structure and fabrication method thereof
US9484224B2 (en) 2006-11-13 2016-11-01 Unimicron Technology Corp. Method of fabricating a circuit board structure
US8399778B2 (en) * 2006-11-13 2013-03-19 Unimicron Technology Corp. Circuit board structure and fabrication method thereof
US20080186690A1 (en) * 2007-02-07 2008-08-07 Nokia Corporation Electronics Package And Manufacturing Method Thereof
US20090134490A1 (en) * 2007-11-28 2009-05-28 Tdk Corporation Electronic component module
US7948057B2 (en) * 2007-11-28 2011-05-24 Tdk Corporation Electronic component module
US20110069448A1 (en) * 2008-05-30 2011-03-24 Weichslberger Guenther Method for integrating at least one electronic component into a printed circuit board, and printed circuit board
US8789271B2 (en) * 2008-05-30 2014-07-29 AT & S Austria Technologies & Systemtechnik Aktiengesellschaft Method for integrating an electronic component into a printed circuit board
US20140307403A1 (en) * 2008-05-30 2014-10-16 At & S Austria Technologie & Systemtechnik Aktiengesellschaft Method for integrating an electronic component into a printed circuit board
US20100108371A1 (en) * 2008-11-06 2010-05-06 Ibiden Co., Ltd. Wiring board with built-in electronic component and method for manufacturing the same
US8811031B2 (en) * 2009-08-20 2014-08-19 Fujitsu Limited Multichip module and method for manufacturing the same
US20110044015A1 (en) * 2009-08-20 2011-02-24 Fujitsu Limited Multichip module and method for manufacturing the same
US20110127636A1 (en) * 2009-11-27 2011-06-02 Samsung Electro-Mechanics Co., Ltd. Integrated passive device assembly
US20110130807A1 (en) * 2009-12-01 2011-06-02 Nidek Co., Ltd. Vision regeneration assist apparatus and implantable apparatus
US9087701B2 (en) * 2011-04-30 2015-07-21 Stats Chippac, Ltd. Semiconductor device and method of embedding TSV semiconductor die within substrate for vertical interconnect in POP
US20120273959A1 (en) * 2011-04-30 2012-11-01 Stats Chippac, Ltd. Semiconductor Device and Method of Embedding TSV Semiconductor Die Within Substrate for Vertical Interconnect in POP
US20130075936A1 (en) * 2011-09-23 2013-03-28 Stats Chippac, Ltd. Semiconductor Device and Method of Forming Interconnect Substration for FO-WLCSP
US10607946B2 (en) 2011-09-23 2020-03-31 Jcet Semiconductor (Shaoxing) Co., Ltd. Semiconductor device and method of forming interconnect substrate for FO-WLCSP
US9679863B2 (en) * 2011-09-23 2017-06-13 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming interconnect substrate for FO-WLCSP
US9591767B2 (en) * 2011-11-30 2017-03-07 Fujikura Ltd. Component built-in board and method of manufacturing the same, and component built-in board mounting body
US20140268574A1 (en) * 2011-11-30 2014-09-18 Fujikura Ltd. Component built-in board and method of manufacturing the same, and component built-in board mounting body
US9331011B2 (en) * 2013-03-28 2016-05-03 Shinko Electric Industries Co., Ltd. Electronic component built-in substrate and method of manufacturing the same
US11172576B2 (en) 2013-11-27 2021-11-09 At&S Austria Technologie & Systemtechnik Aktiengesellschaft Method for producing a printed circuit board structure
US10779413B2 (en) 2013-12-12 2020-09-15 At&S Austria Technologie & Systemtechnik Aktiengesellschaft Method of embedding a component in a printed circuit board
US20190082543A1 (en) * 2014-02-27 2019-03-14 At&S Austria Technologie & Systemtechnik Aktiengesellschaft Method for Making Contact with a Component Embedded in a Printed Circuit Board
US11523520B2 (en) * 2014-02-27 2022-12-06 At&S Austria Technologie & Systemtechnik Aktiengesellschaft Method for making contact with a component embedded in a printed circuit board
US20150287671A1 (en) * 2014-04-08 2015-10-08 Siliconware Precision Industries Co., Ltd. Package structure and method for fabricating the same
US9673140B2 (en) * 2014-04-08 2017-06-06 Siliconware Precision Industries Co., Ltd. Package structure having a laminated release layer and method for fabricating the same
US9984989B2 (en) 2014-09-17 2018-05-29 Advanced Semiconductor Engineering, Inc. Semiconductor substrate and semiconductor package structure
US9806061B2 (en) * 2016-03-31 2017-10-31 Altera Corporation Bumpless wafer level fan-out package
US10002857B2 (en) * 2016-04-12 2018-06-19 Qualcomm Incorporated Package on package (PoP) device comprising thermal interface material (TIM) in cavity of an encapsulation layer
US20200260572A1 (en) * 2019-02-12 2020-08-13 Nippon Pillar Packing Co., Ltd. Method for producing high frequency circuit board, and high frequency circuit board
US10827604B2 (en) * 2019-02-12 2020-11-03 Nippon Pillar Packing Co., Ltd. Method for producing high frequency circuit board, and high frequency circuit board
US20210400803A1 (en) * 2020-06-22 2021-12-23 At&S Austria Technologie & Systemtechnik Aktiengesellschaft Component Carrier With Embedded Component Covered by Functional Film Having an Inhomogeneous Thickness Distribution
US11877388B2 (en) * 2020-06-22 2024-01-16 AT&SAustria Technologie & Systemtechnik AG Component carrier with embedded component covered by functional film having an inhomogeneous thickness distribution
US20220386479A1 (en) * 2021-05-28 2022-12-01 Tse Co., Ltd. Batch joining type multi-layer printed circuit board and manufacturing method of the same
CN113745169A (en) * 2021-07-23 2021-12-03 中国电子科技集团公司第二十九研究所 Multi-cavity LTCC substrate and packaging box body welding structure and method

Also Published As

Publication number Publication date
CN100568489C (en) 2009-12-09
JP3709882B2 (en) 2005-10-26
TW200509368A (en) 2005-03-01
TWI351097B (en) 2011-10-21
US8003438B2 (en) 2011-08-23
JP2005045013A (en) 2005-02-17
EP1505858A3 (en) 2008-04-23
EP1505858A2 (en) 2005-02-09
US20080090335A1 (en) 2008-04-17
CN1577813A (en) 2005-02-09

Similar Documents

Publication Publication Date Title
US8003438B2 (en) Circuit module and manufacturing method thereof
US7488897B2 (en) Hybrid multilayer substrate and method for manufacturing the same
US5640051A (en) Chip package, a chip carrier, a terminal electrode for a circuit substrate and a chip package-mounted complex
KR101076061B1 (en) Methods for fabricating three-dimensional all organic interconnect structures
US5689091A (en) Multi-layer substrate structure
US7569925B2 (en) Module with built-in component
KR100891269B1 (en) Semiconductor device and its manufacturing method
US7327554B2 (en) Assembly of semiconductor device, interposer and substrate
EP1636842B1 (en) Stackable semiconductor device and method of manufacturing the same
US20090310323A1 (en) Printed circuit board including electronic component embedded therein and method of manufacturing the same
US9935053B2 (en) Electronic component integrated substrate
WO2007013239A1 (en) Stacked electronic component, electronic device and method for manufacturing stacked electronic component
KR20050095552A (en) Circuit device
WO2010067508A1 (en) Multilayer substrate and method for manufacturing same
JP2001144245A (en) Semiconductor package, manufacturing method therefor and semiconductor device
US6676784B2 (en) Process for the manufacture of multilayer ceramic substrates
US7135377B1 (en) Semiconductor package substrate with embedded resistors and method for fabricating same
US7323762B2 (en) Semiconductor package substrate with embedded resistors and method for fabricating the same
JP3930222B2 (en) Manufacturing method of semiconductor device
US8546186B2 (en) Planar interconnect structure for hybrid circuits
JP3320932B2 (en) Chip package mount, circuit board on which chip package is mounted, and method of forming circuit board
JP2010003871A (en) Wiring substrate, probe card, and electronic device
JP4851652B2 (en) Wiring board and manufacturing method thereof
JP2009246144A (en) Electronic component-incorporating substrate and method of manufacturing the same, and semiconductor device using the same
JP4718890B2 (en) MULTILAYER WIRING BOARD AND METHOD FOR MANUFACTURING THE SAME, MULTILAYER WIRING BOARD STRUCTURE

Legal Events

Date Code Title Description
AS Assignment

Owner name: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MORIMOTO, KENJI;SEGAWA, SHIGETOSHI;REEL/FRAME:015614/0643

Effective date: 20040712

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION

AS Assignment

Owner name: PANASONIC CORPORATION, JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.;REEL/FRAME:021930/0876

Effective date: 20081001