US20020127779A1 - Chip scale package and manufacturing method thereof - Google Patents

Chip scale package and manufacturing method thereof Download PDF

Info

Publication number
US20020127779A1
US20020127779A1 US09/801,673 US80167301A US2002127779A1 US 20020127779 A1 US20020127779 A1 US 20020127779A1 US 80167301 A US80167301 A US 80167301A US 2002127779 A1 US2002127779 A1 US 2002127779A1
Authority
US
United States
Prior art keywords
substrate
slot
pads
solder
semiconductor chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US09/801,673
Inventor
Ching-Huei Su
Chih-Chang Yang
Shyh-Wei Wang
Chih-Sien Yeh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US09/801,673 priority Critical patent/US20020127779A1/en
Publication of US20020127779A1 publication Critical patent/US20020127779A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/50—Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/86—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using tape automated bonding [TAB]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01027—Cobalt [Co]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]

Definitions

  • This invention relates to a semiconductor device, and more specifically to a chip scale package for use in packaging a central-pad die and a manufacturing method thereof.
  • FIG. 1 depicts a conventional chip scale package 100 comprising an elastomer pad 110 with a slot 110 a centrally defined therein interposed between a substrate 120 and a semiconductor chip 130 .
  • One purpose of the elastomer pad 110 is to obtain suitable reliability by minimizing CTE mismatch stress between the substrate 120 and the semiconductor chip 130 .
  • the semiconductor chip 130 has a plurality of bonding pads 132 disposed centrally thereon.
  • the substrate 120 includes a plurality of solder pads 122 and leads 124 provided on the upper surface thereof.
  • the solder pads 122 are electrically connected to the corresponding leads 124 through conductive traces on the substrate 120 .
  • the substrate 120 has a plurality of through-holes respectively corresponding to the solder pads 122 such that each of the solder pads 122 has at least a portion exposed from its corresponding through-hole for mounting a solder ball 126 .
  • the substrate 120 has a slot 120 a corresponding to the slot 110 a of the elastomer pad 110 (see FIG. 2).
  • the leads 124 are bonded to their corresponding bonding pads 132 of the semiconductor chip 130 for electrically connecting the semiconductor chip 130 to the substrate 120 .
  • the encapsulation process of the chip scale package 100 typically comprises the steps of: (a) dispensing encapsulant into the slot 120 a of the substrate 120 (see FIG. 3) to seal the leads 124 , and then curing the encapsulant by baking to form the package body 140 ; and (b) flipping the product of step (a) over, then dispensing another encapsulant around the semiconductor chip 130 (see FIG. 4), and curing the encapsulant by baking to form the package body 150 .
  • the slot 120 a of the substrate 120 is rather narrow, it is very difficult for dispensing the encapsulant into it.
  • the encapsulant must be dispensed in precise amount and with proper flow, or it is easy to form flash on the substrate surface around the slot 120 a , which in turn may contaminate the solder pads.
  • the chip scale package mainly comprises two elastomer pads interposed between a substrate and a semiconductor chip.
  • Each of the elastomer pads is respectively disposed on the flank of a slot centrally Hi defined in the substrate, and keeps a predetermined distance from the slot.
  • the semiconductor chip has a plurality of bonding pads at its central area for electrically accessing the inner circuits thereof.
  • the semiconductor chip is attached onto the upper surface of the substrate through the two elastomer pads wherein the bonding pads of the semiconductor chip are corresponding to the slot of the substrate.
  • the upper surface of the substrate is provided with a plurality of solder pads and leads.
  • Each of the leads has one end electrically connected to a corresponding solder pad, and the other end electrically connected to a corresponding bonding pad of the semiconductor chip.
  • the substrate has a plurality of through-holes formed corresponding to the solder pads such that each solder pad has a portion exposed within the through-hole for mounting a solder ball.
  • the chip scale package is electrically connected to outside circuits through the solder balls.
  • the two elastomer pads are respectively situated on both flanks of the slot of the substrate and keep a predetermined distance from the slot in such a manner that the space around the chip communicates with the slot of the substrate, the encapsulant dispensed around the semiconductor chip during encapsulation process of the package will automatically fill the slot of the substrate via capillary action.
  • the encapsulation process of the package in accordance with the present invention can be carried out by a single step of dispensing and curing; hence, the encapsulation cycle time is shortened, which in turn increase UPH and reduces the cost for manufacturing the package. Moreover, since the encapsulant fills the slot of the substrate via capillary action, it is not easy for the encapsulant to overflow the slot and form flash on the substrate surface, thereby assuring the solder joint reliability of the solder pads.
  • FIG. 1 is a cross-sectional view of a conventional chip scale package
  • FIG. 2 is a top plan view of an elastomer pad having a slot centrally defined therein interposed between a substrate and a semiconductor chip for use in the conventional chip scale package of FIG. 1;
  • FIGS. 3 - 4 illustrate an encapsulation process of the conventional chip scale package of FIG. 1;
  • FIG. 5 is a cross-sectional view of a chip scale package according to a preferred embodiment of the present invention.
  • FIG. 6 is a top plan view of two elastomer pads interposed between a substrate and a semiconductor chip for use in the chip scale package of FIG. 5 in accordance with the present invention.
  • FIGS. 7 - 10 illustrate a method of making the chip scale package of FIG. 5 in accordance with the present invention.
  • FIG. 5 discloses a chip scale package 200 according to a preferred embodiment of the present invention comprising two elastomer pads 160 , 170 interposed between a substrate 120 and a semiconductor chip 130 .
  • Each of the elastomer pads 160 , 170 is respectively disposed on the flank of a slot 120 a defined in the substrate 120 , and keeps a predetermined distance 121 (see FIG. 6) from the slot 120 a .
  • the semiconductor chip 130 has a plurality of bonding pads 132 centrally formed thereon for electrically accessing the inner circuits thereof.
  • the semiconductor chip 130 is attached onto the upper surface of the substrate 120 through the two elastomer pads 160 , 170 wherein the bonding pads 132 of the semiconductor chip 130 are exposed from the slot 120 a of the substrate 120 .
  • the upper surface of the substrate 120 is provided with a plurality of solder pals 122 and leads 124 .
  • Each of the solder pads 122 is connected to one end of a corresponding lead 124 through conductive trace on the substrate 120 .
  • the other end of the lead 124 is electrically connected to a corresponding bonding pad 132 of the semiconductor chip 130 .
  • the substrate 120 has a plurality of through-holes formed corresponding to the solder pads 122 .
  • Each solder pad 122 is provided with a solder ball 126 for making external electrical connection.
  • the chip scale package 200 in accordance with the present invention comprises a package body 180 for preventing the package 200 from moisture or contamination.
  • the package body 180 includes a first portion formed on the upper surface of the substrate 120 around the chip 130 and a second portion formed within the slot 120 a of the substrate 120 for sealing the leads 124 , wherein the two portions are formed substantially at the same time.
  • FIGS. 7 - 10 show a method of- making the chip scale package 200 of the present invention.
  • FIG. 7 discloses a substrate strip 210 according to a preferred embodiment of the present invention.
  • the substrate strip 210 is securely mounted to a process carrier 300 .
  • the substrate strip 210 includes a plurality of substrates 120 for use in forming a plurality of substrate-based semiconductor chip packages.
  • Each of the substrates 120 has a slot 120 a centrally defined therein (for simplicity, only two slots are denoted with the numeral 120 a in FIG. 7).
  • FIG. 8 shows that two elastomer pads 160 , 170 are attached onto the upper surface of each substrate 120 in a manner that each of the elastomer pads 160 , 170 is respectively disposed on the flank of the slot 120 a of each substrate 120 , and keeps a predetermined distance 121 from the slot 120 a .
  • the predetermined distance 121 (referring to FIG. 6) keeps too small, the capillary action of encapsulant will be lessened; if the predetermined distance 121 keeps too large, flash will be easily formed on the surface of the substrate 120 .
  • the distance 121 between the elastomer pad 160 and the slot 120 a preferably keeps within 0.05-0.15 cm.
  • FIG. 9 shows the semiconductor chip 130 securely attached onto the upper surface of the substrate 120 through the elastomer pads 160 , 170 in a manner that the bonding pads 132 thereof are exposed from the corresponding slot 120 a of the substrate 120 . Then a bonding tool 400 moves one end of each of the leads 214 down the bonding pad 132 on the semiconductor chip 130 and bonds the thermosonically such that the end of each of the leads 214 is electrically connected corresponding bonding pad 132 (see FIG. 5).
  • Suitable elastomer pads may be purchased from Hitachi Chemical Co., Ltd. under the trade name of HS-205T, or purchased from Ablestik under the trade name of HS-205T.
  • FIG. 10 illustrates an encapsulation process of the chip scale package in accordance with the present invention.
  • the encapsulant is applied around the semiconductor chip through a dispenser 410 (the dispenser 410 preferably moves clockwise as indicated by the arrow shown in FIG. 10), then the encapsulant automatically fills the slot 120 a of the substrate via capillary action, and finally, the encapsulant is cured to form the package body 180 by baking. Since the elastomer pads 160 , 170 are respectively situated on both flanks of the slot 120 a of the substrate and keep a predetermined distance from the slot 120 a , the space around the chip communicates with the slot 120 a of the substrate. Therefore, the encapsulant can fill the slot 120 a of the substrate via capillary action.
  • the elastomer pad 110 interposed between the substrate 120 and the semiconductor chip 130 will block the encapsulant from entering the slot of the substrate during dispensing encapsulant around the chip. Therefore, the encapsulation process of the conventional chip scale package 100 is carried out by repeating the steps of dispensing and curing twice.
  • the encapsulation process of the package in accordance with the present invention is carried out by a single step of dispensing and curing so as to increase UPH (unit per hour) and reduces the cost for manufacturing the package. Further, since the encapsulant fills the slot of the substrate via capillary action, it is not easy for the encapsulant to overflow the slot and form flash on the substrate surface, thereby assuring the solder joint reliability of the solder pads nearby.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Wire Bonding (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

A chip scale package mainly comprises two elastomer pads respectively interposed between a substrate and a semiconductor chip. Each of the elastomer pads is respectively situated on the flank of a slot centrally defined in the substrate, and keeps a predetermined distance from the slot. The semiconductor chip is attached onto the upper surface of the substrate through the two elastomer pads wherein bonding pads formed on the semiconductor chip are exposed from the slot of the substrate. The upper surface of the substrate is provided with a plurality of solder pads and leads. Each of the leads has one end electrically connected to a corresponding solder pad, and the other end electrically connected to a corresponding bonding pad of the semiconductor chip. The substrate has a plurality of through-holes formed corresponding to the solder pads such that each solder pad has a portion exposed within the through-hole for mounting a solder ball. The chip scale package is electrically connected to outside through the solder balls. The slot of the substrate and the periphery of the semiconductor chip are sealed by an integrally formed package body. The present invention is characterized in that the encapsulation process of the chip scale package is carried out by a single step of dispensing and curing, so as to increase UPH (unit per hour) thereby shortening encapsulation cycle time. Moreover, the occurrence of flash on the substrate surface around the slot during encapsulation can be reduced, thereby assuring the solder joint reliability of the solder pads.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • This invention relates to a semiconductor device, and more specifically to a chip scale package for use in packaging a central-pad die and a manufacturing method thereof. [0002]
  • 2. Description of the Related Art [0003]
  • FIG. 1 depicts a conventional [0004] chip scale package 100 comprising an elastomer pad 110 with a slot 110 a centrally defined therein interposed between a substrate 120 and a semiconductor chip 130. One purpose of the elastomer pad 110 is to obtain suitable reliability by minimizing CTE mismatch stress between the substrate 120 and the semiconductor chip 130.
  • The [0005] semiconductor chip 130 has a plurality of bonding pads 132 disposed centrally thereon. The substrate 120 includes a plurality of solder pads 122 and leads 124 provided on the upper surface thereof. The solder pads 122 are electrically connected to the corresponding leads 124 through conductive traces on the substrate 120. The substrate 120 has a plurality of through-holes respectively corresponding to the solder pads 122 such that each of the solder pads 122 has at least a portion exposed from its corresponding through-hole for mounting a solder ball 126. The substrate 120 has a slot 120 a corresponding to the slot 110 a of the elastomer pad 110 (see FIG. 2). The leads 124 are bonded to their corresponding bonding pads 132 of the semiconductor chip 130 for electrically connecting the semiconductor chip 130 to the substrate 120.
  • The encapsulation process of the [0006] chip scale package 100 typically comprises the steps of: (a) dispensing encapsulant into the slot 120 a of the substrate 120 (see FIG. 3) to seal the leads 124, and then curing the encapsulant by baking to form the package body 140; and (b) flipping the product of step (a) over, then dispensing another encapsulant around the semiconductor chip 130 (see FIG. 4), and curing the encapsulant by baking to form the package body 150.
  • Since the encapsulation process of the [0007] chip scale package 100 must be carried out by repeating the steps of dispensing and curing twice, the encapsulation cycle time is prolonged. Therefore, the cost and cycle time for packaging a semiconductor chip is increased.
  • Moreover, since the [0008] slot 120 a of the substrate 120 is rather narrow, it is very difficult for dispensing the encapsulant into it. The encapsulant must be dispensed in precise amount and with proper flow, or it is easy to form flash on the substrate surface around the slot 120 a, which in turn may contaminate the solder pads.
    • SUMMARY OF THE INVENTION
  • It is a primary object of the present invention to provide a chip scale package in which the encapsulation process thereof is carried out by a single step of dispensing and curing so as to increase UPH (unit per hour), thereby reducing cost for manufacturing the package. [0009]
  • It is another object of the present invention to provide a chip scale package to reduce the occurrence of flash on the substrate surface around the slot during encapsulation, thereby assuring the solder joint reliability of the solder pads. [0010]
  • The chip scale package according to a preferred embodiment of the present invention mainly comprises two elastomer pads interposed between a substrate and a semiconductor chip. Each of the elastomer pads is respectively disposed on the flank of a slot centrally Hi defined in the substrate, and keeps a predetermined distance from the slot. The semiconductor chip has a plurality of bonding pads at its central area for electrically accessing the inner circuits thereof. The semiconductor chip is attached onto the upper surface of the substrate through the two elastomer pads wherein the bonding pads of the semiconductor chip are corresponding to the slot of the substrate. The upper surface of the substrate is provided with a plurality of solder pads and leads. Each of the leads has one end electrically connected to a corresponding solder pad, and the other end electrically connected to a corresponding bonding pad of the semiconductor chip. The substrate has a plurality of through-holes formed corresponding to the solder pads such that each solder pad has a portion exposed within the through-hole for mounting a solder ball. The chip scale package is electrically connected to outside circuits through the solder balls. [0011]
  • Since the two elastomer pads are respectively situated on both flanks of the slot of the substrate and keep a predetermined distance from the slot in such a manner that the space around the chip communicates with the slot of the substrate, the encapsulant dispensed around the semiconductor chip during encapsulation process of the package will automatically fill the slot of the substrate via capillary action. [0012]
  • Therefore, the encapsulation process of the package in accordance with the present invention can be carried out by a single step of dispensing and curing; hence, the encapsulation cycle time is shortened, which in turn increase UPH and reduces the cost for manufacturing the package. Moreover, since the encapsulant fills the slot of the substrate via capillary action, it is not easy for the encapsulant to overflow the slot and form flash on the substrate surface, thereby assuring the solder joint reliability of the solder pads.[0013]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • Other objects, advantages, and novel features of the invention will become more apparent from the following detailed description when taken in conjunction with the accompanying drawings. [0014]
  • FIG. 1 is a cross-sectional view of a conventional chip scale package; [0015]
  • FIG. 2 is a top plan view of an elastomer pad having a slot centrally defined therein interposed between a substrate and a semiconductor chip for use in the conventional chip scale package of FIG. 1; [0016]
  • FIGS. [0017] 3-4 illustrate an encapsulation process of the conventional chip scale package of FIG. 1;
  • FIG. 5 is a cross-sectional view of a chip scale package according to a preferred embodiment of the present invention; [0018]
  • FIG. 6 is a top plan view of two elastomer pads interposed between a substrate and a semiconductor chip for use in the chip scale package of FIG. 5 in accordance with the present invention; and [0019]
  • FIGS. [0020] 7-10 illustrate a method of making the chip scale package of FIG. 5 in accordance with the present invention.
    • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
  • FIG. 5 discloses a [0021] chip scale package 200 according to a preferred embodiment of the present invention comprising two elastomer pads 160, 170 interposed between a substrate 120 and a semiconductor chip 130. Each of the elastomer pads 160, 170 is respectively disposed on the flank of a slot 120 a defined in the substrate 120, and keeps a predetermined distance 121 (see FIG. 6) from the slot 120 a. The semiconductor chip 130 has a plurality of bonding pads 132 centrally formed thereon for electrically accessing the inner circuits thereof. The semiconductor chip 130 is attached onto the upper surface of the substrate 120 through the two elastomer pads 160, 170 wherein the bonding pads 132 of the semiconductor chip 130 are exposed from the slot 120 a of the substrate 120.
  • Referring to FIG. 5 again, the upper surface of the [0022] substrate 120 is provided with a plurality of solder pals 122 and leads 124. Each of the solder pads 122 is connected to one end of a corresponding lead 124 through conductive trace on the substrate 120. The other end of the lead 124 is electrically connected to a corresponding bonding pad 132 of the semiconductor chip 130. The substrate 120 has a plurality of through-holes formed corresponding to the solder pads 122. Each solder pad 122 is provided with a solder ball 126 for making external electrical connection.
  • Referring to FIG. 5 again, the [0023] chip scale package 200 in accordance with the present invention comprises a package body 180 for preventing the package 200 from moisture or contamination. The package body 180 includes a first portion formed on the upper surface of the substrate 120 around the chip 130 and a second portion formed within the slot 120 a of the substrate 120 for sealing the leads 124, wherein the two portions are formed substantially at the same time.
  • FIGS. [0024] 7-10 show a method of- making the chip scale package 200 of the present invention.
  • FIG.[0025] 7 discloses a substrate strip 210 according to a preferred embodiment of the present invention. The substrate strip 210 is securely mounted to a process carrier 300. The substrate strip 210 includes a plurality of substrates 120 for use in forming a plurality of substrate-based semiconductor chip packages. Each of the substrates 120 has a slot 120 a centrally defined therein (for simplicity, only two slots are denoted with the numeral 120 a in FIG. 7).
  • FIG. 8 shows that two [0026] elastomer pads 160, 170 are attached onto the upper surface of each substrate 120 in a manner that each of the elastomer pads 160, 170 is respectively disposed on the flank of the slot 120 a of each substrate 120, and keeps a predetermined distance 121 from the slot 120 a. It is noted that if the predetermined distance 121 (referring to FIG. 6) keeps too small, the capillary action of encapsulant will be lessened; if the predetermined distance 121 keeps too large, flash will be easily formed on the surface of the substrate 120. According to the present invention, the distance 121 between the elastomer pad 160 and the slot 120 a preferably keeps within 0.05-0.15 cm.
  • Hereafter, the method is generally described with respect to a single substrate. It is to be understood that each of the steps described below with respect to a single substrate is applied to each of the [0027] substrates 120 in the substrate strip 120.
  • FIG. 9 shows the [0028] semiconductor chip 130 securely attached onto the upper surface of the substrate 120 through the elastomer pads 160, 170 in a manner that the bonding pads 132 thereof are exposed from the corresponding slot 120 a of the substrate 120. Then a bonding tool 400 moves one end of each of the leads 214 down the bonding pad 132 on the semiconductor chip 130 and bonds the thermosonically such that the end of each of the leads 214 is electrically connected corresponding bonding pad 132 (see FIG. 5).
  • Suitable elastomer pads may be purchased from Hitachi Chemical Co., Ltd. under the trade name of HS-205T, or purchased from Ablestik under the trade name of HS-205T. [0029]
  • FIG. 10 illustrates an encapsulation process of the chip scale package in accordance with the present invention. First, the encapsulant is applied around the semiconductor chip through a dispenser [0030] 410 (the dispenser 410 preferably moves clockwise as indicated by the arrow shown in FIG. 10), then the encapsulant automatically fills the slot 120 a of the substrate via capillary action, and finally, the encapsulant is cured to form the package body 180 by baking. Since the elastomer pads 160, 170 are respectively situated on both flanks of the slot 120 a of the substrate and keep a predetermined distance from the slot 120 a, the space around the chip communicates with the slot 120 a of the substrate. Therefore, the encapsulant can fill the slot 120 a of the substrate via capillary action.
  • Comparatively, as shown in the conventional [0031] chip scale package 100 of FIG. 2, the elastomer pad 110 interposed between the substrate 120 and the semiconductor chip 130 will block the encapsulant from entering the slot of the substrate during dispensing encapsulant around the chip. Therefore, the encapsulation process of the conventional chip scale package 100 is carried out by repeating the steps of dispensing and curing twice.
  • In the above description, the encapsulation process of the package in accordance with the present invention is carried out by a single step of dispensing and curing so as to increase UPH (unit per hour) and reduces the cost for manufacturing the package. Further, since the encapsulant fills the slot of the substrate via capillary action, it is not easy for the encapsulant to overflow the slot and form flash on the substrate surface, thereby assuring the solder joint reliability of the solder pads nearby. [0032]
  • Although the invention has been explained in relation to its preferred embodiment, it is to be understood that many other possible modifications and variations can be made without departing from the spirit and scope of the invention as hereinafter claimed. [0033]

Claims (9)

What is claimed is:
1. A chip scale package comprising:
a substrate having a upper surface, a lower surface, and a slot defined therein, the substrate being provided with a plurality of solder pads on the upper surface thereof, the substrate having a plurality of through-holes corresponding to the solder pads;
a semiconductor chip having a plurality of bonding pads centrally formed thereon, the semiconductor chip being mounted to the upper surface of the substrate in a manner that the bonding pads thereof are exposed from the slot of the substrate;
a plurality of leads disposed within the slot of the substrate, each of the leads having one end electrically connected to the corresponding solder pad and the other end electrically connected to the corresponding bonding pad;
two elastomer pads respectively interposed between the substrate and the semiconductor chip, the two elastomer pads flanking the slot of the substrate and keeping a predetermining distance from the slot;
a package body having a first portion formed on the upper surface of the substrate around the chip and a second portion formed within the slot of the substrate, wherein the two portions are formed substantially at the same time.
2. The chip scale package as claimed in claim 1, wherein the first portion of the package body is formed by dispensing encapsulant onto the upper surface of the substrate around the chip, and the encapsulant fills the slot of the substrate via capillary action to form the second portion of the package body substantially at the same time.
3. The chip scale package as claimed in claim 1, further comprising a plurality of solder balls mounted on the solder pads of the substrate for external electrical connection.
4. A substrate structure for use in forming a chip scale package, wherein the substrate structure comprising:
a substrate having a upper surface adapted for receiving a semiconductor chip, a lower surface, and a slot defined therein:
a plurality of solder pads on the upper surface of the substrate wherein the substrate has a plurality of through-holes corresponding to the solder pads;
a plurality of leads disposed within the slot of the substrate, each of the leads has at least one end electrically connected to corresponding solder pad; and
two elastomer pads on the upper surface of the substrate, the two elastomer pads flanking the slot of the substrate and having a predetermining distance from the slot.
5. The substrate structure as claimed in claim 4, wherein the substrate is one of a plurality of substrates formed in a strip configuration for use in forming a plurality of substrate-based semiconductor chip package.
6. A method of making a chip scale package comprising the steps of:
providing a substrate having a upper surface, a lower surface, and a slot defined therein, the substrate being provided with a plurality of solder pads on the upper surface thereof and a plurality of leads within the slot, wherein the substrate has a plurality of through-holes corresponding to the solder pads, and each of the leads has at least one end electrically connected to corresponding solder pad;
attaching two elastomer pads respectively onto the upper surface of the substrate in a manner that the two elastomer pads flank the slot of the substrate and keep a predetermining distance from the slot;
providing a semiconductor chip having a plurality of bonding pads centrally formed thereon;
attaching the semiconductor chip onto the upper surface of the substrate in a manner that the bonding pads thereof are exposed from the slot of the substrate;
electrically coupling the leads of the substrate and the bonding pads of the semiconductor chip in a manner that the other end of each of the leads is electrically connected to corresponding bonding pad; and
forming a package body having a first portion on the upper surface of the substrate around the chip and a second portion within the slot of the substrate, wherein the two portions are formed substantially at the same time.
7. The method as claimed in claim 6, wherein the first portion of the package body is formed by dispensing encapsulant onto the upper surface of the substrate around the chip, and the encapsulant fills the slot of the substrate via capillary action so as to form the second portion of the package body substantially at the same time.
8. The method as claimed in claim 6, wherein the substrate is one of a plurality of subtrates formed in a strip configuration for use in forming a plurality of subtrate-based semiconductor chip package.
9. The method as claimed in claim 6, further a step of mounting a plurality of solder balls to the solder pads of the substrate for external electrical connection.
US09/801,673 1999-10-19 2001-03-09 Chip scale package and manufacturing method thereof Abandoned US20020127779A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/801,673 US20020127779A1 (en) 1999-10-19 2001-03-09 Chip scale package and manufacturing method thereof

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
TW088118261A TW440978B (en) 1999-10-19 1999-10-19 Ball grid array chip scale package structure
TW88118261 1999-10-19
US09/475,232 US6221697B1 (en) 1999-10-19 1999-12-30 Chip scale package and manufacturing method thereof
US09/801,673 US20020127779A1 (en) 1999-10-19 2001-03-09 Chip scale package and manufacturing method thereof

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/475,232 Division US6221697B1 (en) 1999-10-19 1999-12-30 Chip scale package and manufacturing method thereof

Publications (1)

Publication Number Publication Date
US20020127779A1 true US20020127779A1 (en) 2002-09-12

Family

ID=21642726

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/475,232 Expired - Lifetime US6221697B1 (en) 1999-10-19 1999-12-30 Chip scale package and manufacturing method thereof
US09/801,673 Abandoned US20020127779A1 (en) 1999-10-19 2001-03-09 Chip scale package and manufacturing method thereof

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/475,232 Expired - Lifetime US6221697B1 (en) 1999-10-19 1999-12-30 Chip scale package and manufacturing method thereof

Country Status (2)

Country Link
US (2) US6221697B1 (en)
TW (1) TW440978B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090140412A1 (en) * 2004-02-27 2009-06-04 Elpida Memory, Inc. Semiconductor device having improved solder joint and internal lead lifetimes
CN103594433A (en) * 2013-10-31 2014-02-19 中国科学院微电子研究所 Method for manufacturing three-dimensional packaging heat dissipation structure of rigid-flexible combined board

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5834339A (en) * 1996-03-07 1998-11-10 Tessera, Inc. Methods for providing void-free layers for semiconductor assemblies
KR100324332B1 (en) * 2000-01-04 2002-02-16 박종섭 Bga semiconductor package improving solder joint reliability and fabrication method thereof
US6762502B1 (en) * 2000-08-31 2004-07-13 Micron Technology, Inc. Semiconductor device packages including a plurality of layers substantially encapsulating leads thereof
SG103832A1 (en) * 2001-05-08 2004-05-26 Micron Technology Inc Interposer, packages including the interposer, and methods
US6921860B2 (en) 2003-03-18 2005-07-26 Micron Technology, Inc. Microelectronic component assemblies having exposed contacts
US8101464B2 (en) * 2006-08-30 2012-01-24 Micron Technology, Inc. Microelectronic devices and methods for manufacturing microelectronic devices
KR20130015885A (en) * 2011-08-05 2013-02-14 삼성전자주식회사 Semiconductor package and method thereof

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5710071A (en) * 1995-12-04 1998-01-20 Motorola, Inc. Process for underfilling a flip-chip semiconductor device

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090140412A1 (en) * 2004-02-27 2009-06-04 Elpida Memory, Inc. Semiconductor device having improved solder joint and internal lead lifetimes
US7960846B2 (en) * 2004-02-27 2011-06-14 Elpida Memory, Inc. Semiconductor device having improved solder joint and internal lead lifetimes
CN103594433A (en) * 2013-10-31 2014-02-19 中国科学院微电子研究所 Method for manufacturing three-dimensional packaging heat dissipation structure of rigid-flexible combined board

Also Published As

Publication number Publication date
TW440978B (en) 2001-06-16
US6221697B1 (en) 2001-04-24

Similar Documents

Publication Publication Date Title
US6927479B2 (en) Method of manufacturing a semiconductor package for a die larger than a die pad
KR100280762B1 (en) Thermally Reinforced Semiconductor Devices Having Exposed Backsides and Methods of Manufacturing the Same
US20030006055A1 (en) Semiconductor package for fixed surface mounting
US20010000927A1 (en) Semiconductor and flip chip packages and method having a back-side connection
US20020008315A1 (en) Semiconductor package and method of fabricating the same
US6060340A (en) Packing method of semiconductor device
US6221697B1 (en) Chip scale package and manufacturing method thereof
US6768212B2 (en) Semiconductor packages and methods for manufacturing such semiconductor packages
US6150730A (en) Chip-scale semiconductor package
KR19990024255U (en) Stacked Ball Grid Array Package
US20030038358A1 (en) Semiconductor package without outer leads
KR100214857B1 (en) Multi-chip package
KR200169583Y1 (en) Ball grid array package
US6534337B1 (en) Lead frame type plastic ball grid array package with pre-assembled ball type contacts
JP2001185567A (en) Semiconductor device and manufacturing method therefor
CN216902939U (en) Packaging structure of high-voltage chip
KR100308899B1 (en) semiconductor package and method for fabricating the same
US20020052104A1 (en) Semiconductor chip installing tape, semiconductor device and a method for fabricating thereof
KR100499328B1 (en) Flip Chip Packaging Method using Dam
KR200150930Y1 (en) Semiconductor wire bonding apparatus
KR100345163B1 (en) Ball grid array package
KR100370480B1 (en) Lead frame for semiconductor package
KR100475341B1 (en) Chip scale package manufacturing method and its structure using wire bonding
CN114597197A (en) Packaging structure of high-voltage chip
CN112103281A (en) Chip packaging structure, chip packaging method and digital isolator

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION