US10203962B2 - Tigersharc DSP boot management chip and method - Google Patents

Tigersharc DSP boot management chip and method Download PDF

Info

Publication number
US10203962B2
US10203962B2 US15/549,661 US201615549661A US10203962B2 US 10203962 B2 US10203962 B2 US 10203962B2 US 201615549661 A US201615549661 A US 201615549661A US 10203962 B2 US10203962 B2 US 10203962B2
Authority
US
United States
Prior art keywords
code segment
dsp
chip
boot
unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US15/549,661
Other languages
English (en)
Other versions
US20180032346A1 (en
Inventor
Zhen Li
Guobin Sun
Xiaosong Zhang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CRRC Qingdao Sifang Rolling Stock Research Institute Co Ltd
Original Assignee
CRRC Qingdao Sifang Rolling Stock Research Institute Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from CN201610183445.7A external-priority patent/CN105786527B/zh
Priority claimed from CN201620246409.6U external-priority patent/CN205540691U/zh
Application filed by CRRC Qingdao Sifang Rolling Stock Research Institute Co Ltd filed Critical CRRC Qingdao Sifang Rolling Stock Research Institute Co Ltd
Assigned to CRRC QINGDAO SIFANG ROLLING STOCK RESEARCH INSTITUTE CO., LTD. reassignment CRRC QINGDAO SIFANG ROLLING STOCK RESEARCH INSTITUTE CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LI, ZHEN, SUN, GUOBIN, ZHANG, XIAOSONG
Publication of US20180032346A1 publication Critical patent/US20180032346A1/en
Application granted granted Critical
Publication of US10203962B2 publication Critical patent/US10203962B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/4401—Bootstrapping
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/4401—Bootstrapping
    • G06F9/4406—Loading of operating system

Definitions

  • the present invention belongs to the technical field of digital signal processing, and relates to a boot management chip and boot management method thereof applied in TigerSharc DSP chips.
  • TigerSharc DSP chips as high-performance DSP (Digital Signal Processing) chips produced by ADI, have a very high operation processing capacity and execution efficiency as high as 4800 mMACS; and, the main frequency of the processor is as high as 600 MHz, and the on-chip RAM (Random-Access Memory) reaches 24 Mbits.
  • Two independent computing cores are contained in each chip, and up to four instructions may be executed within a clock cycle. This series of chips support multi-DSP co-processing, at most 8 DSPs, and are applicable in the high-speed and high-performance signal processing fields.
  • PROM boot Since there is no on-chip non-volatile program memory in TS20x, programs can only be imported into chips from the outside.
  • PROM boot mode is frequently used, but it is less secure;
  • the LinkPort boot mode is mainly used for downloading programs between DSP chips, low in universality;
  • the No boot mode is mainly used for debugging, which is generally not recommended to use;
  • the Host boot mode has a unique advantage in a co-bus system and may use a host to realize the chip boot via an external bus, and this method can realize good compatibility between TigerSharc DSP chips and other systems.
  • the Host boot mode since the writing sequence of DSPs is strictly required in the booting process, it is error-prone in the booting process. Moreover, for a long boot code, it is time consuming in the Host boot mode.
  • the conventional Host boot mode for TigerSharc DSP chips is as follows: boot programs are sent to an AUTODMA port (having a fixed address) of the DSPs by using an external bus of the DSPs. The boot programs are received by the AUTODMA port, and the host has the right to control the bus in the boot process.
  • This boot mode can realize the boot of DSPs more flexibly by using the external bus, and is suitable for downloading programs into TigerSharc DSPs via the common external bus by using an FPGA (Field-Programmable Gate Array) or other processors.
  • FPGA Field-Programmable Gate Array
  • the data writing is further restricted by an acknowledgement signal ACK, a bus lock signal BUSLOCK and a bus grant signal HBG.
  • the data can be written only when the acknowledgement signal ACK, the bus lock signal BUSLOCK and the bus grant signal HBG are stable, when the boot logics are satisfied and when the TigerSharc DSPs have been prepared. Otherwise, if there is one data lost, the TigerSharc DSPs cannot be booted.
  • an objective of the present invention is to provide an improved Host boot management chip and a boot method, i.e., a TigerSharc DSP management chip based on an improved Host boot method, in order to realize the quick boot of a plurality of TigerSharc DSP chips.
  • a TigerSharc DSP boot management chip comprising an interface unit, a two-port RAM unit, a management unit and a DSP download management unit, wherein the interface unit is connected to the two-port RAM unit and the management unit, respectively; the management unit is connected to an external control system via a control line, and the management unit is further connected to the two-port RAM unit and the DSP download management unit, respectively; the DSP download management unit is connected to at least one TigerSharc DSP chip via a parallel bus, and there are no more than eight TigerSharc DSP chips, that is, one boot management chip drives at most eight DSP chips; the TigerSharc DSP boot management chip further comprises a flash drive unit and a NOR flash chip; the management unit is connected to the flash drive unit; the two-port RAM unit is connected to the NOR flash chip via the flash drive unit; and, the NOR flash chip is communicated with the DSP download management unit via the flash drive unit.
  • the interface unit comprises a PCI (Peripheral Component Interconnect) bus interface, a CAN (Controller Area Network) bus interface and a RS232 bus interface, which are all connected to the management unit and the two-port RAM unit.
  • PCI Peripheral Component Interconnect
  • CAN Controller Area Network
  • RS232 RS232 bus interface
  • the TigerSharc DSP boot management chip further comprises a watchdog management circuit which is connected to each TigerSharc DSP chip respectively.
  • a TigerSharc DSP boot management method using the TigerSharc DSP boot management chip is provided, wherein a boot mode is firstly selected by the management unit;
  • the management unit performs control to the selection of downloading a TigerSharc DSP boot program via the interface unit, and performs control to the selection of booting via the NOR flash chip or via an external bus;
  • the external bus is an external bus to which the interface unit is connected, so that a download method of the TigerSharc DSP boot program is that the management unit controls the downloading of the TigerSharc DSP boot program via the interface unit by the external bus, or that the management unit controls the downloading of the TigerSharc DSP boot program by selecting to boot via the NOR flash chip;
  • the management unit drives the NOR flash chip to download the TigerSharc DSP boot program via the flash drive unit, the TigerSharc DSP boot program is stored into the NOR flash chip, and the TigerSharc DSP boot management chip reads the boot program in the TigerSharc DSP chip via the DSP download management unit;
  • the external bus is an external bus to which the interface unit is connected, including but not limited to a PCI bus, a CAN bus and a RS 232 bus.
  • the management unit is configured to control the operation of the interface unit, the two-port RAM unit and the DSP download management unit.
  • the TigerSharc DSP boot program comprises a code segment portion and a Boot loader portion of 256 words.
  • the code segment portion comprises N code segments which are sequentially connected end to end.
  • the number N of the code segments is the same as the number of the TigerSharc DSP chips.
  • the code segment portion comprises a non-zero code segment, a zero code segment and a final code segment.
  • the non-zero code segment comprises: (1) header information of the non-zero code segment; (2) a storage address of the non-zero code segment; and (3) content of the non-zero code segment.
  • the header information of the non-zero code segment comprises: (1) identifier type information of this code segment (non-zero code segment, zero code segment or final code segment); (2) ID information of the TigerSharc DSP chip to which the non-zero code segment belongs; and, (3) the content length of the non-zero code segment.
  • the zero code segment comprises: (1) header information of the zero code segment, and (2) a storage address of the zero code segment.
  • the header information of the zero code segment comprises: (1) identifier type information of this code segment (non-zero code segment, zero code segment or final code segment); (2) ID information of the TigerSharc DSP chip to which the zero code segment belongs; and, (3) the content length of the zero code segment.
  • the final code segment comprises: (1) header information of the final code segment; (2) a storage address of the final code segment; and (3) content of the final code segment.
  • the header information of the final code segment comprises: (1) identifier type information of this code segment (non-zero code segment, zero code segment or final code segment); (2) ID information of the TigerSharc DSP chip to which the final code segment belongs; and, (3) final code information of 256 words.
  • the Boot loader portion is a program before running a core of the TigerSharc DSP boot program, and is used for initialization, establishing a memory space mapping and adjusting the running environment of the software and hardware.
  • the Boot loader portion is written into an AutoDMA address of a TigerSharc DSP chip
  • this code segment is not a final code segment, according to the size information and address information of this code segment, the content of this code segment is written into a memory of the corresponding DSP by a DSP parallel bus in a 1-level pipeline read/write manner.
  • this code segment is a final code segment
  • the final code segment is written into the DSP memory, and the booting of this DSP is finished.
  • the updated program is re-downloaded into the NOR flash chip.
  • each code segment comprises a non-zero code segment, a zero code segment and a final code segment.
  • the non-zero code segment comprises ID information of the TigerSharc DSP chip to which this code segment belongs, storage address information of the code segment, the size of the code segment and non-zero content information of the code segment;
  • the zero code segment comprises ID information of the TigerSharc DSP chip to which this code segment belongs, storage address information of the code segment and the size of the code segment;
  • the final code segment comprises ID information of the TigerSharc DSP chip to which this code segment belongs, and final code information of 256 words.
  • the flow of reading the header information of the code segment is executed after a delay of 10 ⁇ s; and, the flow of writing the final code segment into the DSP memory is as follows: writing the first five words, delaying 10 ⁇ s, and then writing the remaining 251 Words.
  • the present invention provides an improved Host boot design method which enhances the stability of the boot process while increasing the boot speed of TigerSharc DSP chips.
  • a TigerSharc DSP boot management chip is designed.
  • the use difficulty of TigerSharc DSP chips is decreased, and on the other hand, the boot speed and stability of TigerSharc DSP chips is improved.
  • the present invention can effectively manage the booting of a plurality of TigerSharc DSPs.
  • the use difficulty of the TigerSharc DSPs is decreased.
  • the TigerSharc DSPs may be booted via PCI, CAN, RS232 and parallel buses. Therefore, the present invention provides many incompatible systems with a solution of connecting to TigerSharc DSPs.
  • the present invention has a watchdog function which can simultaneously manage a plurality of TigerSharc DSPs.
  • this DSP can be reset and the program of the DSP can be re-downloaded.
  • the present invention provides two boot modes.
  • One boot mode is to realize booting via the NOR flash chip.
  • the program is directly stored into the NOR flash chip which serves as a temporary storage area of the boot program, and the boot program can be directly called from the NOR flash chip in the subsequent boot process, so that it is only required to re-download the boot program during updating the boot program, rather than reading the boot program from the outside every time.
  • the other boot mode is to directly receive the boot program via an external bus. This mode is highly secure.
  • the boot mode may be set by the management unit, which is flexible and diverse.
  • FIG. 1 is a schematic structure diagram of the present invention
  • FIG. 2 is a schematic structure diagram of a TigerSharc DSP boot program code
  • FIG. 3 is a flowchart of a Host boot program of the present invention.
  • a TigerSharc DSP boot management chip is a boot management chip constructed by using an FPGA, comprising an interface unit, a two-port RAM unit, a management unit and a DSP download management unit.
  • the interface unit comprises a PCI bus interface, a CAN bus interface and a RS232 bus interface which are all connected to the management unit and the two-port RAM unit, and provides various interfaces to an external system via a PCI communication module, a CAN communication module and a RS232 communication module.
  • the PCI communication module is responsible for an access of the PCI bus via the PCI bus interface; the CAN communication module is responsible for an access of the CAN bus via the CAN bus interface; and the RS232 communication module is responsible for an access of the RS 232 bus via the RS232 bus interface.
  • the two-port RAM unit is used to temporarily receive codes, and works as a temporary storage unit for a TigerSharc DSP boot program.
  • the management unit is connected to an external control system via a control line.
  • the control system is a controller of the FPGA boot management chip, and is configured to issue a boot control instruction.
  • the management unit is also connected to the two-port RAM unit and the DSP download management unit, respectively.
  • the DSP download management unit is connected to at least one TigerSharc DSP chip via a parallel bus, and there are no more than eight TigerSharc DSP chips. In other words, one boot management chip drives at most eight TigerSharc DSP chips.
  • the number of DSP chips which can be driven is mainly limited by an FPGA drive interface.
  • the management chip further comprises a flash drive unit and a NOR flash chip.
  • the management unit is connected to the flash drive unit.
  • the two-port RAM unit is connected to the NOR flash chip via the flash drive unit.
  • the NOR flash chip is communicated with the DSP download management unit via the flash drive unit.
  • the NOR flash chip is used as a storage chip for the TigerSharc DSP boot program, for storing downloaded TigerSharc DSP boot programs.
  • This structure of the management chip provides two TigerSharc DSP boot program channels for the TigerSharc DSP boot program to the TigerSharc DSP chip.
  • One TigerSharc DSP boot program channel is that the TigerSharc DSP boot program is downloaded from an external bus via the interface unit, and then transferred to the TigerSharc DSP chip to be booted via the two-port RAM unit and the DSP download management unit. In this case, it is required to re-download the TigerSharc DSP boot program from the external bus every time.
  • the other TigerSharc DSP boot program channel is that the TigerSharc DSP boot program is directly downloaded into the NOR flash chip, and the TigerSharc DSP boot program is directly read from the NOR flash chip every time.
  • the updated TigerSharc DSP boot program is re-downloaded into the NOR flash chip, and the updated TigerSharc DSP boot program is directly read from the NOR flash chip when the chip is to be booted.
  • the selection of the way for downloading the TigerSharc DSP boot program and the selection of channel may be controlled by the management unit.
  • the system further comprises a watchdog management circuit which is connected to each TigerSharc DSP chip to realize the watchdog management and monitoring of a plurality of TigerSharc DSPs.
  • the DSP accesses to a register of the watchdog management circuit in the management chip via an external bus.
  • the TigerSharc DSP may be reset and the program may be re-downloaded.
  • a TigerSharc DSP boot management method using the TigerSharc DSP boot management chip is provided, wherein a boot mode is firstly selected by the management unit;
  • the management unit performs control to the selection of downloading the TigerSharc DSP boot program via the interface unit, and performs control to the selection of booting via the NOR flash chip or via the external bus;
  • the TigerSharc DSP boot program is stored into the NOR flash chip, and the TigerSharc DSP chip reads the TigerSharc DSP boot program in the TigerSharc DSP chip via the DSP download management unit;
  • the TigerSharc DSP boot program is transferred to the TigerSharc DSP chip via the interface unit, the two-port RAM unit and the DSP download management unit.
  • the TigerSharc DSP boot program includes a code segment portion and a Boot loader portion of 256 words.
  • the code segment portion includes N code segments which are sequentially connected end to end.
  • the number N of the code segments is the same as the number of the TigerSharc DSP chips.
  • Each code segment includes ID information of the TigerSharc DSP chip to which this code segment belongs, storage address information of this code segment, and code information.
  • the code segment portion includes eight code segments, i.e., DSP1 code segment, DSP2 code segment . . . DSP8 code segment.
  • the specific structure of each code segment comprises a non-zero code segment, a zero segment and a final code segment, specifically:
  • the non-zero code segment includes: (1) header information of the non-zero code segment; (2) a storage address of the non-zero code segment; and (3) content of the non-zero code segment.
  • the header information of the non-zero code segment includes: (1) identifier type information of this code segment (non-zero code segment, zero code segment or final code segment); (2) ID information of the DSP to which the non-zero code segment belongs (i.e., TigerSharc DSP1, TigerSharc DSP2 . . . TigerSharc DSP8); and, (3) the content length of the non-zero code segment.
  • the zero code segment includes: (1) header information of the zero code segment, and (2) a storage address of the zero code segment.
  • the header information of the zero code segment includes: (1) identifier type information of this code segment (non-zero code segment, zero code segment or final code segment); (2) ID information of the DSP to which the zero code segment belongs; and, (3) the content length of the zero code segment.
  • the final code segment includes: (1) header information of the final code segment; (2) a storage address of the final code segment; and (3) content of the final code segment.
  • the header information of the final code segment includes: (1) identifier type information of this code segment (non-zero code segment, zero code segment or final code segment); (2) ID information of the DSP to which the final code segment belongs; and, (3) final code information with 256 words.
  • non-zero code segments, zero code segments and the final code segment are connected sequentially, wherein the non-zero code segments include a non-zero code segment 1 , a non-zero code segment 2 , a non-zero code segment 3 . . . a non-zero code segment n 1 , which are connected sequentially; and, the zero code segments include a zero code segment 1 , a zero code segment 2 , a zero code segment 3 . . . a zero code segment n 2 , which are connected sequentially, wherein both n 1 and n 2 can be equal to N.
  • FIG. 3 shows a method flow of using the boot management chip to manage the booting of TigerSharc DSP chips.
  • the boot loader portion is written into an AutoDMA address of TigerSharc DSP boot management chip, and then the boot program download is initialized.
  • the ID information of the TigerSharc DSP chip in the code segment is read.
  • the header information of the code segment includes: 1) ID information of DSPs; 2) The attribute of the code segment (non-zero code segment, zero code segment or final code segment); and, 3) the length of the code segment.
  • the non-zero code segment 1 , the non-zero code segment 2 , the non-zero code segment 3 . . . the non-zero code segment n 1 are sequentially read and judge whether the ID number of the DSP boot management chip in a non-zero code segment is matched with the TigerSharc DSP N to be booted; then, the zero code segment 1 , the zero code segment 2 , the zero code segment 3 . . . the zero code segment n 2 are sequentially read and judge whether the ID number of the DSP boot management chip in a zero code segment is matched with the TigerSharc DSP N to be booted; and finally, the final code segment is read.
  • this code segment is not a final code segment, that is, if the read code segment is a non-zero code segment or a zero code segment, according to the size information and address information of this code segment, the content of this code segment is written into a memory of the corresponding TigerSharc DSP (i.e., the TigerSharc DSP to be booted) by a DSP parallel bus in a 1-level pipeline write manner.
  • the corresponding TigerSharc DSP i.e., the TigerSharc DSP to be booted
  • this code segment is a final code segment
  • the final code segment is written into the memory of the corresponding TigerSharc DSP to be booted, and the TigerSharc DSP boot program is downloaded.
  • the flow of reading the header information of the code segment is executed after a delay of 10 ⁇ s; and, the flow of writing the final code segment into the DSP memory is as follows: writing the first five words, delaying 10 ⁇ s, and then writing the remaining 251 words.
  • a pipeline mechanism for TigerSharc DSPs is applied in the standard Host boot process.
  • the AutoDMA writing mechanism is replaced by the pipeline writing mechanism. Since the TigerSharc DSPs use a common external bus design, reading/writing from/to the on-chip memory may be done via the external bus.
  • the use of 1-level pipeline writing promises a very high writing speed at which one word may be written within one DSP clock cycle. In this way, in comparison with the AutoDMA mode, the time for writing the code content is reduced greatly, and the time for downloading the whole program is thus reduced.

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Stored Programmes (AREA)
  • Multi Processors (AREA)
  • Information Transfer Between Computers (AREA)
US15/549,661 2016-03-28 2016-08-15 Tigersharc DSP boot management chip and method Expired - Fee Related US10203962B2 (en)

Applications Claiming Priority (7)

Application Number Priority Date Filing Date Title
CN201620246409.6 2016-03-28
CN201620246409U 2016-03-28
CN201610183445 2016-03-28
CN201610183445.7A CN105786527B (zh) 2016-03-28 2016-03-28 TigerSharc系列DSP启动管理芯片及方法
CN201610183445.7 2016-03-28
CN201620246409.6U CN205540691U (zh) 2016-03-28 2016-03-28 TigerSharc系列DSP启动管理芯片
PCT/CN2016/095295 WO2017088531A1 (zh) 2016-03-28 2016-08-15 TigerSharc系列DSP启动管理芯片及方法

Publications (2)

Publication Number Publication Date
US20180032346A1 US20180032346A1 (en) 2018-02-01
US10203962B2 true US10203962B2 (en) 2019-02-12

Family

ID=58762959

Family Applications (1)

Application Number Title Priority Date Filing Date
US15/549,661 Expired - Fee Related US10203962B2 (en) 2016-03-28 2016-08-15 Tigersharc DSP boot management chip and method

Country Status (5)

Country Link
US (1) US10203962B2 (zh)
EP (1) EP3236350B1 (zh)
JP (1) JP6334831B2 (zh)
RU (1) RU2641465C1 (zh)
WO (1) WO2017088531A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111625286A (zh) * 2020-06-04 2020-09-04 中国科学院长春光学精密机械与物理研究所 一种星载dsp程序外部引导加载方法及加载系统

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6334831B2 (ja) * 2016-03-28 2018-05-30 中▲車▼青▲島▼四方▲車▼▲輛▼研究所有限公司Ｃｒｒｃ Ｑｉｎｇｄａｏ Ｓｉｆａｎｇ Ｒｏｌｌｉｎｇ Ｓｔｏｃｋ Ｒｅｓｅａｒｃｈ Ｉｎｓｔｉｔｕｔｅ Ｃｏ．，Ｌｔｄ． Ｔｉｇｅｒｓｈａｒｃ ｄｓｐブート管理チップおよび方法
CN112162730B (zh) * 2020-09-30 2024-04-23 北京特种机械研究所 一种实现多功能can总线通信的dsp软件设计方法

Citations (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000242611A (ja) 1999-02-23 2000-09-08 Nec Mobile Commun Ltd プログラムブート方式
JP2001209575A (ja) 2000-01-27 2001-08-03 Mitsubishi Electric Corp 信号処理装置
JP2002073341A (ja) 2000-08-31 2002-03-12 Nec Eng Ltd Ｄｓｐプログラムダウンロードシステム
JP2002185549A (ja) 2000-12-19 2002-06-28 Ricoh Co Ltd モデム装置及び通信端末装置
JP2007102544A (ja) 2005-10-05 2007-04-19 Toshiba Corp デジタルシグナルプロセッサシステムおよびそのブート方法。
US20080040598A1 (en) 1999-08-04 2008-02-14 Super Talent Electronics Inc. Flash micro-controller with shadow boot-loader SRAM for dual-device booting of micro-controller and host
US20080098164A1 (en) * 1999-08-04 2008-04-24 Super Talent Electronics Inc. SRAM Cache & Flash Micro-Controller with Differential Packet Interface
US20080320204A1 (en) * 2007-06-22 2008-12-25 Samsung Electro-Mechanics Co., Ltd. Memory system and method with flash memory device
CN102053849A (zh) 2009-10-30 2011-05-11 杭州华三通信技术有限公司 分布式系统及其主系统和从系统以及代码加载方法
CN201886460U (zh) 2010-12-10 2011-06-29 四川赛狄信息技术有限公司 一种数字信号处理器冗余启动系统
CN102135927A (zh) 2011-04-29 2011-07-27 杭州华三通信技术有限公司 一种基于nand flash的系统引导方法和装置
CN102298526A (zh) 2011-06-08 2011-12-28 厦门雅迅网络股份有限公司 一种基于无外扩存储器单片机的外设设备程序升级机制
JP2012108853A (ja) 2010-11-19 2012-06-07 Toshiba Corp ディジタルシグナルプロセッサを起動するシステム、装置および方法
CN103019774A (zh) 2012-11-27 2013-04-03 中国航空工业集团公司第六三一研究所 一种dsp处理器的动态重载方法
CN103389669A (zh) 2013-07-26 2013-11-13 中国船舶重工集团公司第七一五研究所 一种基于fpga/cpld控制器的处理器程序远程动态加载系统及方法
CN105786527A (zh) 2016-03-28 2016-07-20 中车青岛四方车辆研究所有限公司 TigerSharc系列DSP启动管理芯片及方法
US20180032346A1 (en) * 2016-03-28 2018-02-01 Crrc Qingdao Sifang Rolling Stock Research Institute Co., Ltd. Tigersharc dsp boot management chip and method

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8816742B2 (en) * 2004-11-05 2014-08-26 Qualcomm Incorporated Adaptive memory calibration using bins
WO2012016577A1 (en) * 2010-08-06 2012-02-09 Carl Zeiss Smt Gmbh Microlithographic projection exposure apparatus
CN103389699B (zh) * 2013-05-09 2015-08-12 浙江大学 基于分布式智能监测控制节点的机器人监控及自主移动系统的运行方法

Patent Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000242611A (ja) 1999-02-23 2000-09-08 Nec Mobile Commun Ltd プログラムブート方式
US7761653B2 (en) 1999-08-04 2010-07-20 Super Talent Electronics, Inc. Flash micro-controller with shadow boot-loader SRAM for dual-device booting of micro-controller and host
US20080040598A1 (en) 1999-08-04 2008-02-14 Super Talent Electronics Inc. Flash micro-controller with shadow boot-loader SRAM for dual-device booting of micro-controller and host
US20080098164A1 (en) * 1999-08-04 2008-04-24 Super Talent Electronics Inc. SRAM Cache & Flash Micro-Controller with Differential Packet Interface
JP2001209575A (ja) 2000-01-27 2001-08-03 Mitsubishi Electric Corp 信号処理装置
JP2002073341A (ja) 2000-08-31 2002-03-12 Nec Eng Ltd Ｄｓｐプログラムダウンロードシステム
JP2002185549A (ja) 2000-12-19 2002-06-28 Ricoh Co Ltd モデム装置及び通信端末装置
JP2007102544A (ja) 2005-10-05 2007-04-19 Toshiba Corp デジタルシグナルプロセッサシステムおよびそのブート方法。
US20080320204A1 (en) * 2007-06-22 2008-12-25 Samsung Electro-Mechanics Co., Ltd. Memory system and method with flash memory device
CN102053849A (zh) 2009-10-30 2011-05-11 杭州华三通信技术有限公司 分布式系统及其主系统和从系统以及代码加载方法
JP2012108853A (ja) 2010-11-19 2012-06-07 Toshiba Corp ディジタルシグナルプロセッサを起動するシステム、装置および方法
CN201886460U (zh) 2010-12-10 2011-06-29 四川赛狄信息技术有限公司 一种数字信号处理器冗余启动系统
CN102135927A (zh) 2011-04-29 2011-07-27 杭州华三通信技术有限公司 一种基于nand flash的系统引导方法和装置
CN102298526A (zh) 2011-06-08 2011-12-28 厦门雅迅网络股份有限公司 一种基于无外扩存储器单片机的外设设备程序升级机制
CN103019774A (zh) 2012-11-27 2013-04-03 中国航空工业集团公司第六三一研究所 一种dsp处理器的动态重载方法
CN103389669A (zh) 2013-07-26 2013-11-13 中国船舶重工集团公司第七一五研究所 一种基于fpga/cpld控制器的处理器程序远程动态加载系统及方法
CN105786527A (zh) 2016-03-28 2016-07-20 中车青岛四方车辆研究所有限公司 TigerSharc系列DSP启动管理芯片及方法
US20180032346A1 (en) * 2016-03-28 2018-02-01 Crrc Qingdao Sifang Rolling Stock Research Institute Co., Ltd. Tigersharc dsp boot management chip and method

Non-Patent Citations (4)

* Cited by examiner, † Cited by third party
Title
Chinese Search Report of corresponding Chinese application No. 2016101834457.
International Search Report of corresponding International PCT Application No. PCT/CN2016/095295, dated Dec. 28, 2016.
The extended European Search Report of corresponding European patent application No. 16867758.1-1224, dated Jan. 29, 2018.
The Japanese Examination Report of corresponding Japan patent application No. 2017-546838, dated Feb. 6, 2018.

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111625286A (zh) * 2020-06-04 2020-09-04 中国科学院长春光学精密机械与物理研究所 一种星载dsp程序外部引导加载方法及加载系统
CN111625286B (zh) * 2020-06-04 2021-04-27 中国科学院长春光学精密机械与物理研究所 一种星载dsp程序外部引导加载方法及加载系统

Also Published As

Publication number Publication date
EP3236350A1 (en) 2017-10-25
US20180032346A1 (en) 2018-02-01
WO2017088531A1 (zh) 2017-06-01
JP6334831B2 (ja) 2018-05-30
EP3236350B1 (en) 2019-09-25
EP3236350A4 (en) 2018-02-28
JP2018507489A (ja) 2018-03-15
RU2641465C1 (ru) 2018-01-17

Similar Documents

Publication Publication Date Title
CN108121672A (zh) 一种基于NandFlash存储器多通道的存储阵列控制方法与装置
US9411521B2 (en) Method and apparatus for improving sequential memory read preformance
KR20210011451A (ko) 하드웨어 가속을 위한 하드웨어 리소스들의 임베디드 스케줄링
US8996788B2 (en) Configurable flash interface
US20070067520A1 (en) Hardware-assisted device configuration detection
US20070106879A1 (en) Semiconductor device
US20120042307A1 (en) System and method for creating memory interface of computing device
CN110910921A (zh) 一种命令读写方法、装置及计算机存储介质
US10203962B2 (en) Tigersharc DSP boot management chip and method
CN111611184A (zh) 对扩展模式（xm）总线上的装置的广播/多播事务
US8356168B2 (en) Non-blocking UEFI I/O channel enhancements
US11003606B2 (en) DMA-scatter and gather operations for non-contiguous memory
TW201303870A (zh) 利用快閃記憶體介面的方法及裝置
US10705993B2 (en) Programming and controlling compute units in an integrated circuit
CN102495776B (zh) 一种应用于云存储的存储控制器的bios调试方法
CN116257471A (zh) 一种业务处理方法及装置
CN113656076A (zh) 一种基于硬件复用通道的bios启动方法及装置
CN105786527B (zh) TigerSharc系列DSP启动管理芯片及方法
US10970206B2 (en) Flash data compression decompression method and apparatus
CN110737618B (zh) 内嵌处理器进行快速数据通信的方法、装置及存储介质
CN115586867B (zh) NVMe控制器
KR20150072963A (ko) 다중시스템 및 이의 부팅 방법
US20090198876A1 (en) Programmable Command Sequencer
US7519802B2 (en) System and method for configuring a computer system
CN102043750B (zh) 一种微处理器总线结构及微处理器

Legal Events

Date Code Title Description
AS Assignment

Owner name: CRRC QINGDAO SIFANG ROLLING STOCK RESEARCH INSTITU

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LI, ZHEN;SUN, GUOBIN;ZHANG, XIAOSONG;REEL/FRAME:043236/0140

Effective date: 20170804

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20230212