UA94695C2 - Способ и устройство ldpc-декодирования - Google Patents
Способ и устройство ldpc-декодированияInfo
- Publication number
- UA94695C2 UA94695C2 UAA200701778A UAA200701778A UA94695C2 UA 94695 C2 UA94695 C2 UA 94695C2 UA A200701778 A UAA200701778 A UA A200701778A UA A200701778 A UAA200701778 A UA A200701778A UA 94695 C2 UA94695 C2 UA 94695C2
- Authority
- UA
- Ukraine
- Prior art keywords
- code
- decoding
- codeword
- control
- decoder
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
- H04L1/0057—Block codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
- H03M13/1131—Scheduling of bit node or check node processing
- H03M13/1137—Partly parallel processing, i.e. sub-blocks or sub-groups of nodes being processed in parallel
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1148—Structural properties of the code parity-check or generator matrix
- H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6508—Flexibility, adaptability, parametrability and configurability of the implementation
- H03M13/6513—Support of multiple code types, e.g. unified decoder for LDPC and turbo codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6508—Flexibility, adaptability, parametrability and configurability of the implementation
- H03M13/6516—Support of multiple code parameters, e.g. generalized Reed-Solomon decoder for a variety of generator polynomials or Galois fields
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0045—Arrangements at the receiver end
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Probability & Statistics with Applications (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Error Detection And Correction (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Abstract
Описан гибкий и относительно аппаратно эффективный LDPC -декодер. Декодер может быть реализован с уровнем параллелизма, который меньше полного параллелизма структуры кода, который используется для управления процессом декодирования. Каждая команда относительно простого управляющего кода, который используется для описания структуры кода, может быть сохранена и выполнена несколько раз для выполнения декодирования кодового слова. Разные значения длины кодового слова поддерживаются с помощью одного набора инструкций кода управления, но при этом код реализовывается разное количеств
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/895,645 US7395490B2 (en) | 2004-07-21 | 2004-07-21 | LDPC decoding methods and apparatus |
Publications (1)
Publication Number | Publication Date |
---|---|
UA94695C2 true UA94695C2 (ru) | 2011-06-10 |
Family
ID=35658677
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
UAA201015970A UA96108C2 (ru) | 2004-07-21 | 2005-07-20 | Способы и устройство ldpc-декодирования |
UAA200701778A UA94695C2 (ru) | 2004-07-21 | 2005-07-20 | Способ и устройство ldpc-декодирования |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
UAA201015970A UA96108C2 (ru) | 2004-07-21 | 2005-07-20 | Способы и устройство ldpc-декодирования |
Country Status (13)
Country | Link |
---|---|
US (3) | US7395490B2 (ru) |
EP (3) | EP2369750A3 (ru) |
KR (3) | KR100883459B1 (ru) |
CN (3) | CN101895301B (ru) |
AU (4) | AU2005329064B2 (ru) |
CA (2) | CA2672074C (ru) |
HK (3) | HK1131474A1 (ru) |
NO (1) | NO20070969L (ru) |
NZ (1) | NZ553353A (ru) |
RU (1) | RU2392737C2 (ru) |
UA (2) | UA96108C2 (ru) |
WO (1) | WO2006098748A2 (ru) |
ZA (1) | ZA200701499B (ru) |
Families Citing this family (75)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7395490B2 (en) * | 2004-07-21 | 2008-07-01 | Qualcomm Incorporated | LDPC decoding methods and apparatus |
US7617432B2 (en) * | 2004-11-10 | 2009-11-10 | Qualcomm Incorporated | Hierarchical design and layout optimizations for high throughput parallel LDPC decoders |
US7958424B2 (en) * | 2005-06-22 | 2011-06-07 | Trident Microsystems (Far East) Ltd. | Multi-channel LDPC decoder architecture |
WO2007019187A2 (en) * | 2005-08-03 | 2007-02-15 | Novowave, Inc. | Systems and methods for a turbo low-density parity-check decoder |
US8196025B2 (en) | 2005-08-03 | 2012-06-05 | Qualcomm Incorporated | Turbo LDPC decoding |
US7934147B2 (en) * | 2005-08-03 | 2011-04-26 | Qualcomm Incorporated | Turbo LDPC decoding |
US8180605B1 (en) * | 2005-11-23 | 2012-05-15 | Livermore Software Technology Corporation | Methods and systems for creating a smooth contact-impact interface in finite element analysis |
US7818649B1 (en) * | 2005-11-30 | 2010-10-19 | Aquantia Corporation | Efficient message passing scheme of iterative error correcting decoders |
KR101102396B1 (ko) * | 2006-02-08 | 2012-01-05 | 엘지전자 주식회사 | 이동통신 시스템에서의 코드워드 크기 정합 방법 및 송신장치 |
WO2008092040A2 (en) * | 2007-01-24 | 2008-07-31 | Qualcomm Incorporated | Ldpc encoding and decoding of packets of variable sizes |
US8151171B2 (en) | 2007-05-07 | 2012-04-03 | Broadcom Corporation | Operational parameter adaptable LDPC (low density parity check) decoder |
WO2008141453A1 (en) * | 2007-05-23 | 2008-11-27 | The Royal Institution For The Advancement Of Learning/Mcgill University | Method for implementing stochastic equality nodes |
US8166364B2 (en) | 2008-08-04 | 2012-04-24 | Seagate Technology Llc | Low density parity check decoder using multiple variable node degree distribution codes |
US8261166B2 (en) * | 2008-09-17 | 2012-09-04 | Seagate Technology Llc | Node processor for use with low density parity check decoder using multiple variable node degree distribution codes |
US8443270B2 (en) * | 2008-12-09 | 2013-05-14 | Entropic Communications, Inc. | Multiple input hardware reuse using LDPC codes |
JP5440836B2 (ja) * | 2009-03-24 | 2014-03-12 | ソニー株式会社 | 受信装置及び方法、プログラム、並びに受信システム |
US8407550B2 (en) * | 2009-08-14 | 2013-03-26 | Mitsubishi Electric Research Laboratories, Inc. | Method and system for decoding graph-based codes using message-passing with difference-map dynamics |
TWI419481B (zh) * | 2009-12-31 | 2013-12-11 | Nat Univ Tsing Hua | 低密度奇偶檢查碼編解碼器及其方法 |
US8971261B2 (en) | 2010-06-02 | 2015-03-03 | Samsung Electronics Co., Ltd. | Method and system for transmitting channel state information in wireless communication systems |
US8732565B2 (en) | 2010-06-14 | 2014-05-20 | Samsung Electronics Co., Ltd. | Method and apparatus for parallel processing in a gigabit LDPC decoder |
US9634693B2 (en) * | 2010-08-12 | 2017-04-25 | Samsung Electronics Co., Ltd | Apparatus and method for decoding LDPC codes in a communications system |
US8650464B1 (en) * | 2010-09-07 | 2014-02-11 | Applied Micro Circuits Corporation | Symmetric diagonal interleaving and encoding/decoding circuit and method |
US8650456B2 (en) * | 2010-09-08 | 2014-02-11 | Marvell World Trade Ltd. | Decoder based data recovery |
CN103430472B (zh) * | 2010-10-08 | 2017-05-24 | 黑莓有限公司 | 用于获得改进的码性能的消息重新排布 |
US8769365B2 (en) | 2010-10-08 | 2014-07-01 | Blackberry Limited | Message rearrangement for improved wireless code performance |
US8875000B2 (en) * | 2010-11-01 | 2014-10-28 | Marvell World Trade Ltd. | Methods and systems systems for encoding and decoding in trellis coded modulation systems |
US8726122B2 (en) * | 2011-05-11 | 2014-05-13 | Samsung Electronics Co., Ltd. | High throughput LDPC decoder |
US9203434B1 (en) | 2012-03-09 | 2015-12-01 | Western Digital Technologies, Inc. | Systems and methods for improved encoding of data in data storage devices |
US9230596B2 (en) * | 2012-03-22 | 2016-01-05 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Systems and methods for variable rate coding in a data processing system |
KR102127021B1 (ko) | 2012-05-11 | 2020-06-26 | 블랙베리 리미티드 | 캐리어 어그리게이션을 위한 업링크 harq 및 csi 다중화를 위한 방법 및 시스템 |
US8605383B1 (en) | 2012-05-21 | 2013-12-10 | Western Digital Technologies, Inc. | Methods, devices and systems for characterizing polarities of piezoelectric (PZT) elements of a two PZT element microactuator |
US8689076B2 (en) * | 2012-07-02 | 2014-04-01 | Lsi Corporation | Systems and methods for enhanced bit correlation usage |
US8953785B2 (en) | 2012-09-28 | 2015-02-10 | Intel Corporation | Instruction set for SKEIN256 SHA3 algorithm on a 128-bit processor |
US8874933B2 (en) * | 2012-09-28 | 2014-10-28 | Intel Corporation | Instruction set for SHA1 round processing on 128-bit data paths |
US8972826B2 (en) | 2012-10-24 | 2015-03-03 | Western Digital Technologies, Inc. | Adaptive error correction codes for data storage systems |
US9021339B2 (en) | 2012-11-29 | 2015-04-28 | Western Digital Technologies, Inc. | Data reliability schemes for data storage systems |
US9059736B2 (en) | 2012-12-03 | 2015-06-16 | Western Digital Technologies, Inc. | Methods, solid state drive controllers and data storage devices having a runtime variable raid protection scheme |
US8966339B1 (en) | 2012-12-18 | 2015-02-24 | Western Digital Technologies, Inc. | Decoder supporting multiple code rates and code lengths for data storage systems |
US9122625B1 (en) | 2012-12-18 | 2015-09-01 | Western Digital Technologies, Inc. | Error correcting code encoder supporting multiple code rates and throughput speeds for data storage systems |
US9619317B1 (en) | 2012-12-18 | 2017-04-11 | Western Digital Technologies, Inc. | Decoder having early decoding termination detection |
US9214963B1 (en) | 2012-12-21 | 2015-12-15 | Western Digital Technologies, Inc. | Method and system for monitoring data channel to enable use of dynamically adjustable LDPC coding parameters in a data storage system |
US8797664B1 (en) | 2012-12-22 | 2014-08-05 | Western Digital Technologies, Inc. | Polarity detection of piezoelectric actuator in disk drive |
RU2522299C1 (ru) * | 2013-01-11 | 2014-07-10 | Государственное казенное образовательное учреждение высшего профессионального образования Академия Федеральной службы охраны Российской Федерации (Академия ФСО России) | Способ и устройство помехоустойчивого декодирования сигналов, полученных с использованием кода проверки на четность с низкой плотностью |
KR101698875B1 (ko) * | 2013-03-14 | 2017-01-24 | 한국전자통신연구원 | Ldpc 부호의 복호 방법 및 장치 |
US9564931B1 (en) * | 2014-01-09 | 2017-02-07 | Marvell International Ltd. | Systems and methods for using decoders of different complexity in a hybrid decoder architecture |
EP2903166A1 (en) * | 2014-02-03 | 2015-08-05 | Centre National de la Recherche Scientifique (C.N.R.S.) | Multiple-vote symbol-flipping decoder for non-binary LDPC codes |
CN104052500B (zh) * | 2014-06-24 | 2017-07-07 | 清华大学 | Ldpc码译码器及实现方法 |
US9153283B1 (en) | 2014-09-30 | 2015-10-06 | Western Digital Technologies, Inc. | Data storage device compensating for hysteretic response of microactuator |
US20160173130A1 (en) * | 2014-12-10 | 2016-06-16 | Qualcomm Incorporated | Early decode attempt of lower rate lte code blocks that are repeat combined multiple times |
CN105846830B (zh) * | 2015-01-14 | 2019-07-30 | 北京航空航天大学 | 数据处理装置 |
US9590657B2 (en) | 2015-02-06 | 2017-03-07 | Alcatel-Lucent Usa Inc. | Low power low-density parity-check decoding |
US9935654B2 (en) * | 2015-02-06 | 2018-04-03 | Alcatel-Lucent Usa Inc. | Low power low-density parity-check decoding |
CN104853403B (zh) | 2015-04-20 | 2019-02-12 | 小米科技有限责任公司 | 控制智能设备接入的方法和装置 |
US10784901B2 (en) | 2015-11-12 | 2020-09-22 | Qualcomm Incorporated | Puncturing for structured low density parity check (LDPC) codes |
US11043966B2 (en) * | 2016-05-11 | 2021-06-22 | Qualcomm Incorporated | Methods and apparatus for efficiently generating multiple lifted low-density parity-check (LDPC) codes |
US10454499B2 (en) | 2016-05-12 | 2019-10-22 | Qualcomm Incorporated | Enhanced puncturing and low-density parity-check (LDPC) code structure |
US9917675B2 (en) | 2016-06-01 | 2018-03-13 | Qualcomm Incorporated | Enhanced polar code constructions by strategic placement of CRC bits |
US10313057B2 (en) | 2016-06-01 | 2019-06-04 | Qualcomm Incorporated | Error detection in wireless communications using sectional redundancy check information |
US10291354B2 (en) | 2016-06-14 | 2019-05-14 | Qualcomm Incorporated | High performance, flexible, and compact low-density parity-check (LDPC) code |
WO2018014272A1 (en) * | 2016-07-20 | 2018-01-25 | Huawei Technologies Co., Ltd. | Methods and systems for encoding and decoding for ldpc codes |
CA3026317C (en) | 2016-07-27 | 2023-09-26 | Qualcomm Incorporated | Design of hybrid automatic repeat request (harq) feedback bits for polar codes |
EP3293885B1 (en) * | 2016-09-09 | 2024-01-03 | Université de Bretagne Sud | Check node processing for syndrome computation in the decoding of non-binary codes, in particular non-binary ldpc codes |
PT3327936T (pt) * | 2016-11-23 | 2021-06-18 | Grdf | Código ldpc adaptado às aplicações de baixo débito/baixo consumo tais como a leitura remota, codificador e descodificador associados |
WO2018128559A1 (en) | 2017-01-09 | 2018-07-12 | Huawei Technologies Co., Ltd. | Efficiently decodable qc-ldpc code |
EP3577768A4 (en) * | 2017-02-06 | 2020-11-25 | Telefonaktiebolaget LM Ericsson (Publ) | SEGMENTATION OF LDPC CODE BLOCKS |
US10312939B2 (en) | 2017-06-10 | 2019-06-04 | Qualcomm Incorporated | Communication techniques involving pairwise orthogonality of adjacent rows in LPDC code |
KR102113450B1 (ko) | 2017-07-07 | 2020-05-20 | 퀄컴 인코포레이티드 | 저밀도 패리티 체크 코드 베이스 그래프 선택을 적용한 통신 기술 |
CN109639392B (zh) * | 2018-11-09 | 2020-03-27 | 清华大学 | 广播信道传输的空间耦合ldpc码的构造方法及系统 |
CN109952729B (zh) * | 2019-01-31 | 2021-12-03 | 香港应用科技研究院有限公司 | 并行ldpc解码器 |
CN110995285B (zh) * | 2019-12-27 | 2023-05-05 | 成都达安众科技有限公司 | 一种uhf rfid分步式指令解码方法及芯片 |
US11487544B2 (en) * | 2020-01-15 | 2022-11-01 | Western Digital Technologies, Inc. | Method and device for simultaneously decoding data in parallel to improve quality of service |
US11265016B2 (en) * | 2020-07-06 | 2022-03-01 | Intel Corporation | Decoding apparatus, device, method and computer program |
RU2747050C1 (ru) * | 2020-11-13 | 2021-04-23 | Акционерное Общество "Крафтвэй Корпорэйшн Плс" | Способ декодирования данных на основе LDPC кода |
CN118574804A (zh) | 2021-07-22 | 2024-08-30 | 切弗朗菲利浦化学公司 | 用于烯烃低聚的热交换配置 |
CN117729086B (zh) * | 2024-02-08 | 2024-05-07 | 高拓讯达(北京)微电子股份有限公司 | 一种ofdm接收机频域与ldpc解码的交互方法及装置 |
Family Cites Families (69)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3542756A (en) * | 1968-02-07 | 1970-11-24 | Codex Corp | Error correcting |
US3665396A (en) * | 1968-10-11 | 1972-05-23 | Codex Corp | Sequential decoding |
US4295218A (en) * | 1979-06-25 | 1981-10-13 | Regents Of The University Of California | Error-correcting coding system |
US5293489A (en) * | 1985-01-24 | 1994-03-08 | Nec Corporation | Circuit arrangement capable of centralizing control of a switching network |
US5271042A (en) * | 1989-10-13 | 1993-12-14 | Motorola, Inc. | Soft decision decoding with channel equalization |
US5157671A (en) * | 1990-05-29 | 1992-10-20 | Space Systems/Loral, Inc. | Semi-systolic architecture for decoding error-correcting codes |
US5313609A (en) * | 1991-05-23 | 1994-05-17 | International Business Machines Corporation | Optimum write-back strategy for directory-based cache coherence protocols |
US5396518A (en) * | 1993-05-05 | 1995-03-07 | Gi Corporation | Apparatus and method for communicating digital data using trellis coding with punctured convolutional codes |
US5457704A (en) * | 1993-05-21 | 1995-10-10 | At&T Ipm Corp. | Post processing method and apparatus for symbol reliability generation |
US5526501A (en) * | 1993-08-12 | 1996-06-11 | Hughes Aircraft Company | Variable accuracy indirect addressing scheme for SIMD multi-processors and apparatus implementing same |
US5615298A (en) * | 1994-03-14 | 1997-03-25 | Lucent Technologies Inc. | Excitation signal synthesis during frame erasure or packet loss |
US5860085A (en) * | 1994-08-01 | 1999-01-12 | Cypress Semiconductor Corporation | Instruction set for a content addressable memory array with read/write circuits and an interface register logic block |
CA2156889C (en) * | 1994-09-30 | 1999-11-02 | Edward L. Schwartz | Method and apparatus for encoding and decoding data |
US5671221A (en) * | 1995-06-14 | 1997-09-23 | Sharp Microelectronics Technology, Inc. | Receiving method and apparatus for use in a spread-spectrum communication system |
US5867538A (en) * | 1995-08-15 | 1999-02-02 | Hughes Electronics Corporation | Computational simplified detection of digitally modulated radio signals providing a detection of probability for each symbol |
US5721745A (en) | 1996-04-19 | 1998-02-24 | General Electric Company | Parallel concatenated tail-biting convolutional code and decoder therefor |
US5968198A (en) * | 1996-08-16 | 1999-10-19 | Ericsson, Inc. | Decoder utilizing soft information output to minimize error rates |
US5892962A (en) * | 1996-11-12 | 1999-04-06 | Lucent Technologies Inc. | FPGA-based processor |
US5909572A (en) * | 1996-12-02 | 1999-06-01 | Compaq Computer Corp. | System and method for conditionally moving an operand from a source register to a destination register |
US6438180B1 (en) * | 1997-05-09 | 2002-08-20 | Carnegie Mellon University | Soft and hard sequence detection in ISI memory channels |
GB2326253A (en) * | 1997-06-10 | 1998-12-16 | Advanced Risc Mach Ltd | Coprocessor data access control |
US5864703A (en) * | 1997-10-09 | 1999-01-26 | Mips Technologies, Inc. | Method for providing extended precision in SIMD vector arithmetic operations |
US5933650A (en) * | 1997-10-09 | 1999-08-03 | Mips Technologies, Inc. | Alignment and ordering of vector elements for single instruction multiple data processing |
US6073250A (en) * | 1997-11-06 | 2000-06-06 | Luby; Michael G. | Loss resilient decoding technique |
US6195777B1 (en) * | 1997-11-06 | 2001-02-27 | Compaq Computer Corporation | Loss resilient code with double heavy tailed series of redundant layers |
US6185418B1 (en) * | 1997-11-07 | 2001-02-06 | Lucent Technologies Inc. | Adaptive digital radio communication system |
US6339834B1 (en) * | 1998-05-28 | 2002-01-15 | Her Majesty The Queen In Right Of Canada, As Represented By The Minister Of Industry Through The Communication Research Centre | Interleaving with golden section increments |
EP1048114B1 (en) | 1998-08-20 | 2006-06-07 | Samsung Electronics Co., Ltd. | Device and method for inserting previously known bits in input stage of channel encoder |
EP1118159B1 (en) * | 1998-09-28 | 2004-07-07 | Comtech Telecommunications Corp. | Turbo product code decoder |
US6247158B1 (en) * | 1998-11-30 | 2001-06-12 | Itt Manufacturing Enterprises, Inc. | Digital broadcasting system and method |
US6397240B1 (en) * | 1999-02-18 | 2002-05-28 | Agere Systems Guardian Corp. | Programmable accelerator for a programmable processor system |
US6795947B1 (en) * | 1999-10-07 | 2004-09-21 | The Regents Of The University Of California | Parity check outer code and runlength constrained outer code usable with parity bits |
US6473010B1 (en) * | 2000-04-04 | 2002-10-29 | Marvell International, Ltd. | Method and apparatus for determining error correction code failure rate for iterative decoding algorithms |
US7184486B1 (en) | 2000-04-27 | 2007-02-27 | Marvell International Ltd. | LDPC encoder and decoder and method thereof |
CA2409179A1 (en) * | 2000-06-16 | 2001-12-20 | Marcos C. Tzannes | Systems and methods for ldpc coded modulation |
CA2417359A1 (en) | 2000-07-28 | 2002-02-07 | Incyte Genomics, Inc. | Protein phosphatases |
US6631494B2 (en) * | 2000-12-07 | 2003-10-07 | Maxtor Corporation | Ameliorating the adverse impact of burst errors on the operation of ISI detectors |
US6754804B1 (en) * | 2000-12-29 | 2004-06-22 | Mips Technologies, Inc. | Coprocessor interface transferring multiple instructions simultaneously along with issue path designation and/or issue order designation for the instructions |
US6731700B1 (en) * | 2001-01-04 | 2004-05-04 | Comsys Communication & Signal Processing Ltd. | Soft decision output generator |
US6567465B2 (en) | 2001-05-21 | 2003-05-20 | Pc Tel Inc. | DSL modem utilizing low density parity check codes |
US6938196B2 (en) | 2001-06-15 | 2005-08-30 | Flarion Technologies, Inc. | Node processors for use in parity check decoders |
US6633856B2 (en) * | 2001-06-15 | 2003-10-14 | Flarion Technologies, Inc. | Methods and apparatus for decoding LDPC codes |
US6842873B1 (en) * | 2001-07-10 | 2005-01-11 | Lsi Logic Corporation | Advanced forward error correction |
US6895547B2 (en) * | 2001-07-11 | 2005-05-17 | International Business Machines Corporation | Method and apparatus for low density parity check encoding of data |
US7246304B2 (en) | 2001-09-01 | 2007-07-17 | Dsp Group Inc | Decoding architecture for low density parity check codes |
JP3808769B2 (ja) * | 2001-12-27 | 2006-08-16 | 三菱電機株式会社 | Ldpc符号用検査行列生成方法 |
US6718504B1 (en) * | 2002-06-05 | 2004-04-06 | Arc International | Method and apparatus for implementing a data processor adapted for turbo decoding |
EP1379001A3 (en) | 2002-07-03 | 2004-03-10 | Hughes Electronics Corporation | Method and system for decoding low density parity check (LDPC) codes |
US7178080B2 (en) * | 2002-08-15 | 2007-02-13 | Texas Instruments Incorporated | Hardware-efficient low density parity check code for digital communications |
US6961888B2 (en) | 2002-08-20 | 2005-11-01 | Flarion Technologies, Inc. | Methods and apparatus for encoding LDPC codes |
KR20040036460A (ko) * | 2002-10-26 | 2004-04-30 | 삼성전자주식회사 | Ldpc 복호화 장치 및 그 방법 |
US7702986B2 (en) * | 2002-11-18 | 2010-04-20 | Qualcomm Incorporated | Rate-compatible LDPC codes |
EP1568140A1 (en) | 2002-11-27 | 2005-08-31 | Koninklijke Philips Electronics N.V. | Running minimum message passing ldpc decoding |
JP4062435B2 (ja) | 2002-12-03 | 2008-03-19 | 日本電気株式会社 | 誤り訂正符号復号装置 |
US6957375B2 (en) | 2003-02-26 | 2005-10-18 | Flarion Technologies, Inc. | Method and apparatus for performing low-density parity-check (LDPC) code operations using a multi-level permutation |
US7139959B2 (en) * | 2003-03-24 | 2006-11-21 | Texas Instruments Incorporated | Layered low density parity check decoding for digital communications |
US6724327B1 (en) * | 2003-05-29 | 2004-04-20 | Texas Instruments Incorporated | Lower latency coding/decoding |
US7222284B2 (en) * | 2003-06-26 | 2007-05-22 | Nokia Corporation | Low-density parity-check codes for multiple code rates |
KR100809619B1 (ko) * | 2003-08-26 | 2008-03-05 | 삼성전자주식회사 | 이동 통신 시스템에서 블록 저밀도 패러티 검사 부호부호화/복호 장치 및 방법 |
JP4123109B2 (ja) * | 2003-08-29 | 2008-07-23 | 日本ビクター株式会社 | 変調装置及び変調方法並びに復調装置及び復調方法 |
US7174495B2 (en) * | 2003-12-19 | 2007-02-06 | Emmanuel Boutillon | LDPC decoder, corresponding method, system and computer program |
US7395495B2 (en) * | 2004-01-12 | 2008-07-01 | Intel Corporation | Method and apparatus for decoding forward error correction codes |
US8374284B2 (en) | 2004-02-12 | 2013-02-12 | Apple, Inc. | Universal decoder |
US7260763B2 (en) | 2004-03-11 | 2007-08-21 | Nortel Networks Limited | Algebraic low-density parity check code design for variable block sizes and code rates |
US7251769B2 (en) * | 2004-03-17 | 2007-07-31 | Lucent Technologies Inc. | Methods and apparatus for communication using generalized low density parity check codes |
CA2559818C (en) * | 2004-04-28 | 2011-11-29 | Samsung Electronics Co., Ltd. | Apparatus and method for coding/decoding block low density parity check code with variable block length |
US7395490B2 (en) * | 2004-07-21 | 2008-07-01 | Qualcomm Incorporated | LDPC decoding methods and apparatus |
WO2006016209A1 (en) * | 2004-08-05 | 2006-02-16 | Nokia Corporation | Irregularly structured, low denisty parity check codes |
US11079672B2 (en) | 2018-10-31 | 2021-08-03 | Taiwan Semiconductor Manufacturing Company Ltd. | Method and system for layout enhancement based on inter-cell correlation |
-
2004
- 2004-07-21 US US10/895,645 patent/US7395490B2/en active Active
-
2005
- 2005-07-20 CN CN2010102558669A patent/CN101895301B/zh active Active
- 2005-07-20 UA UAA201015970A patent/UA96108C2/ru unknown
- 2005-07-20 EP EP11001053A patent/EP2369750A3/en not_active Withdrawn
- 2005-07-20 CN CN2005800316785A patent/CN101449463B/zh active Active
- 2005-07-20 CN CN2010102558457A patent/CN101895300B/zh active Active
- 2005-07-20 CA CA2672074A patent/CA2672074C/en active Active
- 2005-07-20 RU RU2007106457/09A patent/RU2392737C2/ru active
- 2005-07-20 WO PCT/US2005/025879 patent/WO2006098748A2/en active Application Filing
- 2005-07-20 KR KR1020077004104A patent/KR100883459B1/ko active IP Right Grant
- 2005-07-20 AU AU2005329064A patent/AU2005329064B2/en active Active
- 2005-07-20 EP EP05773698A patent/EP1787396A4/en not_active Ceased
- 2005-07-20 KR KR1020087018377A patent/KR100937679B1/ko active IP Right Grant
- 2005-07-20 EP EP11001052A patent/EP2369749A3/en not_active Ceased
- 2005-07-20 CA CA002577794A patent/CA2577794C/en active Active
- 2005-07-20 NZ NZ553353A patent/NZ553353A/en unknown
- 2005-07-20 KR KR1020087018375A patent/KR100936335B1/ko active IP Right Grant
- 2005-07-20 UA UAA200701778A patent/UA94695C2/ru unknown
-
2007
- 2007-02-20 ZA ZA200701499A patent/ZA200701499B/xx unknown
- 2007-02-20 NO NO20070969A patent/NO20070969L/no not_active Application Discontinuation
-
2008
- 2008-05-28 US US12/128,516 patent/US8595569B2/en active Active
- 2008-05-28 US US12/128,527 patent/US8683289B2/en active Active
-
2009
- 2009-12-03 HK HK09111354.8A patent/HK1131474A1/xx unknown
-
2010
- 2010-03-02 AU AU2010200778A patent/AU2010200778B2/en active Active
- 2010-03-02 AU AU2010200777A patent/AU2010200777B2/en active Active
- 2010-03-02 AU AU2010200776A patent/AU2010200776B2/en active Active
-
2011
- 2011-05-05 HK HK11104472.6A patent/HK1150475A1/xx not_active IP Right Cessation
- 2011-05-05 HK HK11104473.5A patent/HK1150476A1/xx unknown
Also Published As
Similar Documents
Publication | Publication Date | Title |
---|---|---|
UA94695C2 (ru) | Способ и устройство ldpc-декодирования | |
WO2006014742A3 (en) | Ldpc encoding methods and apparatus | |
EP1801982A3 (en) | Encoder, decoder, methods of encoding and decoding | |
JP2011521536A5 (ru) | ||
WO2006001668A3 (en) | Method of encoding and decoding adaptive to variable code rate using ldpc code | |
FI2721819T3 (fi) | Moodin vaihtamista tukeva entropiakoodaus | |
WO2001058025A3 (en) | Tailbiting decoder and method | |
JP2010519806A5 (ru) | ||
TW200511736A (en) | Method and apparatus for varying lengths of low density parity check codewords | |
ATE411647T1 (de) | Ratenkompatible low-density parity-check (ldpc) codes | |
EP2051386A3 (en) | Partly-parallel message passing decoding for different structured LDPC codes | |
WO2005077108A3 (en) | Improved performance of coding schemes | |
CA2668222A1 (en) | Memory efficient coding of variable length codes | |
RU2017115411A (ru) | Улучшенный процесс кодирования с использованием режима палитры | |
WO2010058994A3 (en) | Channel-encoding/decoding apparatus and method using low-density parity-check codes | |
WO2004077733A3 (en) | Method and apparatus for performing low-density parity-check (ldpc) code operations using a multi-level permutation | |
TW200618486A (en) | Irregularly structured, low density parity check codes | |
AR033745A1 (es) | Sistema kerdock de codificacion y decodificacion para datos de mapas. | |
DE502005009670D1 (de) | Kodierung mehrerer binärer Eingangsdatenworte in ein Ausgangskodewort | |
JP2001144969A5 (ru) | ||
WO2004088856A3 (en) | Walsh-hadamard decoder | |
ATE541362T1 (de) | Verkürzen und punktieren von low-density-parity- check (ldpc) codes für die kanalcodierung/- decodierung | |
MX2014012118A (es) | Codificador de revision de paridad de baja densidad que tiene una longitud de 64800 y un indice de codigo de 4/15 y metodo de codificacion de revision de paridad de baja densidad que utiliza el mismo. | |
GB2370472B (en) | Coding | |
MX350602B (es) | Codificador de revisión de paridad de baja densidad que tiene una longitud de 64800 y un índice de código de 7/15 y método de codificación de revisión de paridad de baja densidad que utiliza el mismo. |