TWI719838B - Display device - Google Patents
Display device Download PDFInfo
- Publication number
- TWI719838B TWI719838B TW109105173A TW109105173A TWI719838B TW I719838 B TWI719838 B TW I719838B TW 109105173 A TW109105173 A TW 109105173A TW 109105173 A TW109105173 A TW 109105173A TW I719838 B TWI719838 B TW I719838B
- Authority
- TW
- Taiwan
- Prior art keywords
- line
- gate transmission
- lines
- gate
- display device
- Prior art date
Links
- 230000005540 biological transmission Effects 0.000 claims abstract description 271
- 230000002093 peripheral effect Effects 0.000 claims abstract description 29
- 239000002184 metal Substances 0.000 description 11
- 239000000758 substrate Substances 0.000 description 8
- 101100410782 Arabidopsis thaliana PXG1 gene Proteins 0.000 description 5
- 230000000694 effects Effects 0.000 description 5
- 101100410783 Arabidopsis thaliana PXG2 gene Proteins 0.000 description 4
- 238000009413 insulation Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 238000009434 installation Methods 0.000 description 2
- 239000004973 liquid crystal related substance Substances 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 239000003086 colorant Substances 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000002452 interceptive effect Effects 0.000 description 1
- 230000001568 sexual effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09F—DISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
- G09F9/00—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
- G09F9/30—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3622—Control of matrices with row and column drivers using a passive matrix
- G09G3/3629—Control of matrices with row and column drivers using a passive matrix using liquid crystals having memory effects, e.g. ferroelectric liquid crystals
- G09G3/3637—Control of matrices with row and column drivers using a passive matrix using liquid crystals having memory effects, e.g. ferroelectric liquid crystals with intermediate tones displayed by domain size control
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/04—Structural and physical details of display devices
- G09G2300/0421—Structural details of the set of electrodes
- G09G2300/043—Compensation electrodes or other additional electrodes in matrix displays related to distortions or compensation signals, e.g. for modifying TFT threshold voltage in column driver
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0219—Reducing feedthrough effects in active matrix panels, i.e. voltage changes on the scan electrode influencing the pixel voltage due to capacitive coupling
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Nonlinear Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Optics & Photonics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Mathematical Physics (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Liquid Crystal (AREA)
- Surgical Instruments (AREA)
- Valve Device For Special Equipments (AREA)
- Noodles (AREA)
Abstract
Description
本發明是有關於一種顯示裝置。The present invention relates to a display device.
手機、電視、平板電腦等具有顯示裝置的產品已經成為現代生活中不可或缺的電子裝置。為了吸引消費者購買自家產品,許多顯示裝置的廠商致力於縮小顯示裝置的邊框以使顯示裝置能有較佳的外觀。然而,縮小顯示裝置的邊框會提升顯示裝置中導線的密集度,容易影響顯示裝置的顯示品質。Products with display devices such as mobile phones, TVs, and tablet computers have become indispensable electronic devices in modern life. In order to attract consumers to purchase their own products, many display device manufacturers are committed to reducing the bezel of the display device so that the display device can have a better appearance. However, reducing the frame of the display device will increase the density of wires in the display device, and easily affect the display quality of the display device.
本發明提供一種顯示裝置,能減少閘極傳輸線對顯示品質造成的負面影響。The invention provides a display device, which can reduce the negative influence of the gate transmission line on the display quality.
本發明的至少一實施例提供一種顯示裝置。顯示裝置具有顯示區以及周邊區,且包括多條資料線、多條掃描線、多條閘極傳輸線以及多個子畫素。資料線自周邊區延伸進顯示區。位於顯示區的資料線沿著第一方向延伸。掃描線位於顯示區,且沿著交錯於第一方向的第二方向延伸。閘極傳輸線自周邊區延伸進顯示區,且電性連接至掃描線。閘極傳輸線中的其中一條包括位於顯示區中的第一導線、第二導線以及第三導線。第一導線與第三導線沿著第一方向延伸。第二導線沿著第二方向延伸。第一導線、第二導線以及第三導線依序電性相連。第三導線電性連接掃描線中的其中一條。子畫素電性連接至掃描線以及資料線。At least one embodiment of the present invention provides a display device. The display device has a display area and a peripheral area, and includes multiple data lines, multiple scan lines, multiple gate transmission lines, and multiple sub-pixels. The data line extends from the peripheral area into the display area. The data line located in the display area extends along the first direction. The scan line is located in the display area and extends along a second direction staggered with the first direction. The gate transmission line extends from the peripheral area into the display area and is electrically connected to the scan line. One of the gate transmission lines includes a first wire, a second wire, and a third wire located in the display area. The first wire and the third wire extend along the first direction. The second wire extends along the second direction. The first wire, the second wire and the third wire are electrically connected in sequence. The third wire is electrically connected to one of the scan lines. The sub-pixels are electrically connected to the scan line and the data line.
本發明的至少一實施例提供一種顯示裝置。顯示裝置具有顯示區以及周邊區,且包括多條資料線、第1級掃描線至第n級掃描線、第1級閘極傳輸線至第n級閘極傳輸線以及多個子畫素。資料線自周邊區延伸進顯示區,其中位於顯示區的資料線沿著第一方向延伸。第1級掃描線至第n級掃描線位於顯示區,且沿著交錯於第一方向的第二方向延伸,其中n為大於1的整數。第1級掃描線至第n級掃描線沿著第一方向依序排列。第1級閘極傳輸線至第n級閘極傳輸線自周邊區延伸進顯示區,且分別電性連接至第1級掃描線至第n級掃描線。第1級閘極傳輸線至第n級閘極傳輸線錯位排列。子畫素電性連接至第1級掃描線至第n級掃描線以及資料線。At least one embodiment of the present invention provides a display device. The display device has a display area and a peripheral area, and includes a plurality of data lines, a first level scan line to an nth level scan line, a first level gate transmission line to an nth level gate transmission line, and a plurality of sub-pixels. The data line extends from the peripheral area into the display area, and the data line located in the display area extends along the first direction. The scan lines from level 1 to level n are located in the display area and extend along a second direction staggered with the first direction, where n is an integer greater than one. The first level scan lines to the nth level scan lines are sequentially arranged along the first direction. The first gate transmission line to the nth gate transmission line extend from the peripheral area into the display area, and are electrically connected to the first scan line to the nth scan line, respectively. The first gate transmission line to the nth gate transmission line are arranged in a staggered arrangement. The sub-pixels are electrically connected to the first level scan line to the nth level scan line and the data line.
以下將以圖式揭露本發明之多個實施方式,為明確說明,許多實務上的細節將在以下敘述中一併說明。然而,應瞭解的是,這些實務上的細節不應用被以限制本發明。也就是說,在本發明部分實施方式中,這些實務上的細節是非必要的。此外,為簡化圖式起見,一些習知的結構與元件在圖式中將省略或以簡單示意的方式為之。Hereinafter, multiple embodiments of the present invention will be disclosed in the form of drawings. For clear description, many practical details will be described in the following description. However, it should be understood that these practical details should not be used to limit the present invention. That is to say, in some embodiments of the present invention, these practical details are unnecessary. In addition, for the sake of simplification of the drawings, some conventional structures and elements will be omitted in the drawings or shown in a simple schematic manner.
在整個說明書中,相同的附圖標記表示相同或類似的元件。在附圖中,為了清楚起見,放大了層、膜、面板、區域等的厚度。應當理解,當諸如層、膜、區域或基板的元件被稱為在另一元件「上」或「連接到」另一元件時,其可以直接在另一元件上或與另一元件連接,或者所述元件與所述另一元件中間可以也存在其他元件。相反,當元件被稱為「直接在另一元件上」或「直接連接到」另一元件時,所述元件與所述另一元件中間不存在其他元件。如本文所使用的,「連接」可以指物理及/或電性連接。再者,二元件互相「電性連接」或「耦合」係可為二元件間存在其它元件。Throughout the specification, the same reference numerals indicate the same or similar elements. In the drawings, the thickness of layers, films, panels, regions, etc., are exaggerated for clarity. It should be understood that when an element such as a layer, film, region, or substrate is referred to as being "on" or "connected to" another element, it can be directly on or connected to the other element, or There may be other elements between the element and the other element. In contrast, when an element is referred to as being "directly on" or "directly connected to" another element, there are no other elements between the element and the other element. As used herein, "connection" can refer to physical and/or electrical connection. Furthermore, the "electrical connection" or "coupling" between the two elements may mean that there are other elements between the two elements.
圖1是依照本發明的一實施例的一種顯示裝置的上視示意圖。FIG. 1 is a schematic top view of a display device according to an embodiment of the invention.
請參考圖1,顯示裝置10具有顯示區AA以及周邊區BA,且包括位於基板SB1上的多條資料線DL1~DLz、多條掃描線SL1~SLy、多條閘極傳輸線GL1~GLy以及多個子畫素SP。在本實施例中,顯示裝置10還包括位於周邊區BA的驅動電路DR。在本實施例中,顯示裝置10為單邊區動,且驅動電路DR位於顯示區AA的一側。1, the
資料線DL1~DLz電性連接至驅動電路DR。舉例來說,資料線DL1~DLz電性連接至驅動電路DR中的源極驅動元件(未繪出)。資料線DL1~DLz自周邊區BA延伸進顯示區AA。位於顯示區AA的資料線DL1~DLz沿著第一方向D1延伸。雖然在本實施例中,位於周邊區BA的資料線DL1~DLz也是沿著第一方向D1延伸,但本發明不以此為限。在其他實施例中,位於周邊區BA的資料線DL1~DLz包括扇出線,且位於周邊區BA的資料線DL1~DLz可以彼此不平行。The data lines DL1 to DLz are electrically connected to the driving circuit DR. For example, the data lines DL1 to DLz are electrically connected to source driving elements (not shown) in the driving circuit DR. The data lines DL1 to DLz extend from the peripheral area BA into the display area AA. The data lines DL1 ˜DLz located in the display area AA extend along the first direction D1. Although in this embodiment, the data lines DL1 to DLz located in the peripheral area BA also extend along the first direction D1, the invention is not limited to this. In other embodiments, the data lines DL1 to DLz located in the peripheral area BA include fan-out lines, and the data lines DL1 to DLz located in the peripheral area BA may not be parallel to each other.
閘極傳輸線GL1~GLy電性連接至驅動電路DR。舉例來說,閘極傳輸線GL1~GLy電性連接至驅動電路DR中的X個閘極驅動元件GD,其中X為大於或等於1的整數。在本實施例中,驅動電路DR包括四個閘極驅動元件GD,且每個閘極驅動元件GD都連接至閘極傳輸線GL1~GLy。換句話說,顯示裝置10包括四條閘極傳輸線GL1、四條閘極傳輸線GL2……以及四條閘極傳輸線GLy,且各個閘極驅動元件GD分別電性連接至不同條閘極傳輸線GL1、不同條閘極傳輸線GL2……以及不同條閘極傳輸線GLy。The gate transmission lines GL1-GLy are electrically connected to the driving circuit DR. For example, the gate transmission lines GL1 ˜GLy are electrically connected to X gate driving elements GD in the driving circuit DR, where X is an integer greater than or equal to 1. In this embodiment, the driving circuit DR includes four gate driving elements GD, and each gate driving element GD is connected to the gate transmission lines GL1 ˜GLy. In other words, the
掃描線SL1~SLy位於顯示區AA,且沿著交錯於第一方向D1的第二方向D2延伸。閘極傳輸線GL1~GLy自周邊區BA延伸進顯示區AA,且電性連接至掃描線SL1~SLy。在本實施例中,閘極傳輸線GL1電性連接至掃描線SL1,閘極傳輸線GL2電性連接至掃描線SL2,閘極傳輸線GLy電性連接至掃描線SLy,其他閘極傳輸線與掃描線電性連接的方式則以此類推。The scan lines SL1 ˜SLy are located in the display area AA and extend along the second direction D2 staggered with the first direction D1. The gate transmission lines GL1 ˜GLy extend from the peripheral area BA into the display area AA, and are electrically connected to the scan lines SL1 ˜SLy. In this embodiment, the gate transmission line GL1 is electrically connected to the scan line SL1, the gate transmission line GL2 is electrically connected to the scan line SL2, the gate transmission line GLy is electrically connected to the scan line SLy, and other gate transmission lines are electrically connected to the scan line. The way of sexual connection can be deduced by analogy.
在本實施例中,各閘極驅動元件GD分別透過不同條閘極傳輸線電性連接至同一條掃描線。舉例來說,各閘極驅動元件GD分別透過不同條閘極傳輸線GL1線電性連接至同一條掃描線SL1,各閘極驅動元件GD分別透過不同條閘極傳輸線GL2線電性連接至同一條掃描線SL2,各閘極驅動元件GD分別透過不同條閘極傳輸線GLy線電性連接至同一條掃描線SLy。透過多個閘極驅動元件GD提供訊號給同一條掃描線,可以縮短掃描線SL1~SLy的充電速度。In this embodiment, each gate driving element GD is electrically connected to the same scan line through different gate transmission lines. For example, each gate driving element GD is electrically connected to the same scan line SL1 through different gate transmission lines GL1, and each gate driving element GD is electrically connected to the same scan line SL1 through different gate transmission lines GL2. For the scan line SL2, each gate driving element GD is electrically connected to the same scan line SLy through different gate transmission lines GLy. By providing signals to the same scan line through a plurality of gate driving elements GD, the charging speed of the scan lines SL1 to SLy can be shortened.
多個子畫素SP電性連接至掃描線SL1~SLy以及資料線DL1~DLz。舉例來說,每個子畫素SP包括開關元件T以及電性連接至開關元件T以及電性連接至開關元件T的畫素電極PE,其中開關元件T電性連接至對應的一條掃描線以及對應的一條資料線。在本實施例中,子畫素SP包括紅色子畫素、綠色子畫素以及藍色子畫素。舉例來說,重疊於紅色濾光元件(未繪出)的子畫素SP為紅色子畫素,重疊於綠色濾光元件(未繪出)的子畫素SP為綠色子畫素,重疊於藍色濾光元件(未繪出)的子畫素SP為藍色子畫素。子畫素SP陣列成多個畫素PX,舉例來說,每個畫素PX包括一個紅色子畫素、一個綠色子畫素以及一個藍色子畫素。在一些實施例中,每個畫素PX還可以包括其他顏色的子畫素。在本實施例中,每個畫素PX包括三個子畫素SP,且每個畫素PX電性連接至一條掃描線以及三條資料線。The plurality of sub-pixels SP are electrically connected to the scan lines SL1 to SLy and the data lines DL1 to DLz. For example, each sub-pixel SP includes a switching element T and a pixel electrode PE electrically connected to the switching element T and electrically connected to the switching element T, wherein the switching element T is electrically connected to a corresponding scan line and corresponding One of the data lines. In this embodiment, the sub-pixels SP include red sub-pixels, green sub-pixels, and blue sub-pixels. For example, the sub-pixel SP that overlaps the red filter element (not shown) is a red sub-pixel, and the sub-pixel SP that overlaps the green filter element (not shown) is a green sub-pixel, which overlaps The sub-pixel SP of the blue filter element (not shown) is a blue sub-pixel. The sub-pixel SP array is formed into a plurality of pixels PX. For example, each pixel PX includes a red sub-pixel, a green sub-pixel, and a blue sub-pixel. In some embodiments, each pixel PX may also include sub-pixels of other colors. In this embodiment, each pixel PX includes three sub-pixels SP, and each pixel PX is electrically connected to one scan line and three data lines.
畫素PX沿著第一方向D1排成N排,且沿著第二方向D2排列成M排。舉例來說,顯示裝置10包括4320條掃描線以及23040條資料線,因此,畫素PX沿著第一方向D1排成4320排,且沿著第二方向D2排列成7680排(即23040除以3)。The pixels PX are arranged in N rows along the first direction D1, and are arranged in M rows along the second direction D2. For example, the
在一些實施例中,X個閘極驅動元件GD將顯示區AA分成X個畫素區PXR,每個畫素區PXR中的畫素PX沿著第二方向D2排成M/X排,且沿著第一方向D1排成N排。因此,每個畫素區PXR在第一方向D1上的長度L1約為N個畫素PX的長度L2,且每個畫素區PXR在第二方向D2上的寬度W1約為M/X個畫素PX的寬度W2。雖然在圖1中,畫素PX的長度L2不等於畫素PX的寬度W2,但本發明不以此為限。在其他實施例中,畫素PX的長度L2約等於畫素PX的寬度W2。In some embodiments, X gate driving elements GD divide the display area AA into X pixel areas PXR, and the pixels PX in each pixel area PXR are arranged in M/X rows along the second direction D2, and They are arranged in N rows along the first direction D1. Therefore, the length L1 of each pixel area PXR in the first direction D1 is approximately the length L2 of N pixels PX, and the width W1 of each pixel area PXR in the second direction D2 is approximately M/X The width W2 of the pixel PX. Although in FIG. 1, the length L2 of the pixel PX is not equal to the width W2 of the pixel PX, the present invention is not limited thereto. In other embodiments, the length L2 of the pixel PX is approximately equal to the width W2 of the pixel PX.
在本實施例中,每個畫素區PXR重疊於N條閘極傳輸線。在一些實施例中,M/X小於N。換句話說,於每個畫素區PXR中,在第二方向D2上之畫素PX的數量小於閘極傳輸線的數量。在其他實施例中,顯示裝置具有2DhG的結構,且每條掃描線SL1~SLy電性連接至兩排畫素PX,因此,每個畫素區PXR重疊於N/2條閘極傳輸線,且M/X小於N/2。In this embodiment, each pixel area PXR overlaps N gate transmission lines. In some embodiments, M/X is less than N. In other words, in each pixel area PXR, the number of pixels PX in the second direction D2 is less than the number of gate transmission lines. In other embodiments, the display device has a 2DhG structure, and each scan line SL1 to SLy is electrically connected to two rows of pixels PX. Therefore, each pixel area PXR overlaps with N/2 gate transmission lines, and M/X is less than N/2.
圖2A是依照本發明的一實施例的一種顯示裝置的上視示意圖。圖2B是沿著圖2A中線a-a’的剖面示意圖。在此必須說明的是,圖2A與圖2B的實施例沿用圖1的實施例的元件標號與部分內容,其中採用相同或近似的標號來表示相同或近似的元件,並且省略了相同技術內容的說明。關於省略部分的說明可參考前述實施例,在此不贅述。為了方便說明,圖2省略繪示了部分構件(例如開關元件、畫素電極及資料線)。FIG. 2A is a schematic top view of a display device according to an embodiment of the invention. Fig. 2B is a schematic cross-sectional view taken along the line a-a' in Fig. 2A. It must be noted here that the embodiment of FIG. 2A and FIG. 2B follow the element numbers and part of the content of the embodiment of FIG. 1, wherein the same or similar reference numbers are used to represent the same or similar elements, and the same technical content is omitted. Description. For the description of the omitted parts, reference may be made to the foregoing embodiment, which will not be repeated here. For the convenience of description, FIG. 2 omits some components (such as switching elements, pixel electrodes, and data lines).
請參考圖2A與圖2B,在本實施例中,顯示裝置20包括基板SB2以及設置於基板SB2上的紅色濾光元件R、綠色濾光元件G以及藍色濾光元件B。每個畫素PX包括重疊於紅色濾光元件R的紅色子畫素SP1、重疊於綠色濾光元件G的綠色子畫素SP2以及重疊於藍色濾光元件B的藍色子畫素SP3。在本實施例中,顯示裝置20包括設置於基板SB1上的第一金屬層M1、設置於第一金屬層M1上的第一絕緣層I1、設置於第一絕緣層I1上的第二金屬層M2設置於第二金屬層M2上的第二絕緣層I2以及位於基板SB1以及基板SB2之間的顯示介質層LC(例如液晶)。雖然在本實施例中,以顯示裝置20為液晶面板為例,但本發明不以此為限。在其他實施例中,顯示裝置也可以為有機發光二極體顯示面板、微型發光二極體顯示面板或其他類型的顯示面板。2A and 2B, in this embodiment, the
在本實施例中,閘極傳輸線包括第1級至第n級,換句話說,在顯示畫面時,以第1級閘極傳輸線至第n級閘極傳輸線為一個循環進行掃描。在其他實施例中,閘極傳輸線可能以數十、數百或其他數量的閘極傳輸線為一個循環進行掃描,意即,本發明並不限制n為9。換句話說,第9級閘極傳輸線GL9的下一條閘極傳輸線(例如圖2A中閘極傳輸線GL9右側未繪出的閘極傳輸線)可能為第10級閘極傳輸線。In this embodiment, the gate transmission line includes the first stage to the nth stage. In other words, when the screen is displayed, the scanning is performed in a cycle from the first gate transmission line to the nth gate transmission line. In other embodiments, the gate transmission line may be scanned in a cycle with tens, hundreds or other numbers of gate transmission lines, which means that the present invention does not limit n to 9. In other words, the next gate transmission line of the 9th level gate transmission line GL9 (for example, the gate transmission line not shown on the right side of the gate transmission line GL9 in FIG. 2A) may be the 10th level gate transmission line.
在第二方向D2上之畫素PX的數量小於閘極傳輸線的數量。在本實施例中,在第二方向D2上八個畫素PX對應九條閘極傳輸線(例如閘極傳輸線GL1~GL9)。閘極傳輸線GL1~GL9在閘極驅動元件GD處的端點例如是依序排列的。舉例來說,在閘極驅動元件GD處閘極傳輸線GL1~GL9由左至右依序排列,但本發明不以此為限。The number of pixels PX in the second direction D2 is smaller than the number of gate transmission lines. In this embodiment, eight pixels PX in the second direction D2 correspond to nine gate transmission lines (for example, gate transmission lines GL1 to GL9). The end points of the gate transmission lines GL1 to GL9 at the gate driving element GD are arranged in sequence, for example. For example, the gate transmission lines GL1 to GL9 are arranged in order from left to right at the gate driving element GD, but the invention is not limited to this.
閘極傳輸線GL1~GL9中的其中一條(例如閘極傳輸線GL2)包括位於顯示區AA中的第一導線CL1、第二導線CL2以及第三導線CL3。第一導線CL1與第三導線CL2沿著第一方向D1延伸。第二導線CL2沿著第二方向D2延伸。第一導線CL1、第二導線CL2以及第三導線CL3依序電性相連。第三導線CL3電性連接掃描線SL1~SL9中的其中一條(例如掃描線SL2)。在本實施例中,閘極傳輸線GL2還包括位於周邊區BA中的第四導線CL4。第四導線CL4沿著第二方向D2延伸,且橫越閘極傳輸線GL3~GL7。第四導線CL4電性連接第一導線CL1。藉由第四導線CL4的設置,可以減少顯示區AA中閘極傳輸線GL2所佔據的面積。在本實施例中,閘極傳輸線GL1~GL9中的其中一條(例如閘極傳輸線GL2)的第二導線CL2以及第四導線CL4與掃描線SL1~SL9屬於相同導電膜層(例如第一金屬層M1),意即第二導線CL2與掃描線SL1~SL9是由同道圖案化製程所形成。在本實施例中,閘極傳輸線GL1~GL9中的其中一條(例如閘極傳輸線GL2)的第一導線CL1以及第三導線CL3、閘極傳輸線GL1~GL9中的其他條(例如閘極傳輸線GL1、GL3~GL9)與資料線DL屬於相同導電膜層(例如第二金屬層M2),意即第一導線CL1、第三導線CL3、閘極傳輸線GL1~GL9中的其他條與資料線DL是由同道圖案化製程所形成。One of the gate transmission lines GL1 to GL9 (for example, the gate transmission line GL2) includes a first wire CL1, a second wire CL2, and a third wire CL3 located in the display area AA. The first conductive line CL1 and the third conductive line CL2 extend along the first direction D1. The second conductive line CL2 extends along the second direction D2. The first wire CL1, the second wire CL2, and the third wire CL3 are electrically connected in sequence. The third wire CL3 is electrically connected to one of the scan lines SL1 to SL9 (for example, the scan line SL2). In this embodiment, the gate transmission line GL2 further includes a fourth wire CL4 located in the peripheral area BA. The fourth conductive line CL4 extends along the second direction D2 and traverses the gate transmission lines GL3-GL7. The fourth wire CL4 is electrically connected to the first wire CL1. With the arrangement of the fourth wire CL4, the area occupied by the gate transmission line GL2 in the display area AA can be reduced. In this embodiment, the second conductive line CL2 and the fourth conductive line CL4 of one of the gate transmission lines GL1 to GL9 (for example, the gate transmission line GL2) and the scan lines SL1 to SL9 belong to the same conductive film layer (for example, the first metal layer) M1), which means that the second conductive lines CL2 and the scan lines SL1 to SL9 are formed by the same patterning process. In this embodiment, one of the gate transmission lines GL1 to GL9 (for example, the gate transmission line GL2) has the first conductive line CL1 and the third conductive line CL3, and the other ones of the gate transmission lines GL1 to GL9 (for example, the gate transmission line GL1) , GL3 ~ GL9) and the data line DL belong to the same conductive film layer (for example, the second metal layer M2), which means that the first conductive line CL1, the third conductive line CL3, and the other gate transmission lines GL1 ~ GL9 are the same as the data line DL It is formed by the same patterning process.
在本實施例中,掃描線SL1~SL9、第二導線CL2以及第四導線CL4屬於第一金屬層M1,且閘極傳輸線GL1、閘極傳輸線GL3~GL9、資料線(請參考圖1)、第一導線CL1以及第三導線CL3屬於第二金屬層M2。閘極傳輸線GL1~GL9分別透過開口H1~H9而電性連接至掃描線SL1~SL9,其中開口H1~H9貫穿第一絕緣層I1。第一導線CL1以及第三導線CL3分別透過開口O1、O2而電性連接至第二導線CL2,第四導線CL4透過開口O3電性連接第一導線CL1,其中開口O1、O2、O3貫穿第一絕緣層I1。In this embodiment, the scan lines SL1 to SL9, the second conductive line CL2, and the fourth conductive line CL4 belong to the first metal layer M1, and the gate transmission line GL1, the gate transmission line GL3 to GL9, and the data line (please refer to FIG. 1), The first conductive line CL1 and the third conductive line CL3 belong to the second metal layer M2. The gate transmission lines GL1 to GL9 are respectively electrically connected to the scan lines SL1 to SL9 through the openings H1 to H9, wherein the openings H1 to H9 penetrate the first insulating layer I1. The first wire CL1 and the third wire CL3 are electrically connected to the second wire CL2 through the openings O1, O2, respectively, and the fourth wire CL4 is electrically connected to the first wire CL1 through the opening O3, wherein the openings O1, O2, O3 penetrate the first wire. Insulation layer I1.
在本實施例中,閘極傳輸線GL2的第三導線CL3對齊閘極傳輸線GL7,但本發明不以此為限。在其他實施例中,閘極傳輸線GL2的第三導線CL3對齊閘極傳輸線GL8或閘極傳輸線GL9。在本實施例中,閘極傳輸線GL2的第一導線CL1位於閘極傳輸線GL7與閘極傳輸線GL8之間,但本發明不以此為限。在其他實施例中,閘極傳輸線GL2的第一導線CL1位於閘極傳輸線GL6與閘極傳輸線GL7之間或閘極傳輸線GL8與閘極傳輸線GL9之間。在本實施例中,閘極傳輸線GL2包括第一至第四導線CL1~CL4,但本發明不以此為限。在其他實施例中,可以是閘極傳輸線GL3~GL8的其中一者包括第一至第四導線CL1~CL4,即能使顯示裝置在第二方向D2上八個畫素PX對應九條閘極傳輸線GL1~GL9。In this embodiment, the third conductive line CL3 of the gate transmission line GL2 is aligned with the gate transmission line GL7, but the invention is not limited to this. In other embodiments, the third conductive line CL3 of the gate transmission line GL2 is aligned with the gate transmission line GL8 or the gate transmission line GL9. In this embodiment, the first conductive line CL1 of the gate transmission line GL2 is located between the gate transmission line GL7 and the gate transmission line GL8, but the invention is not limited to this. In other embodiments, the first conductive line CL1 of the gate transmission line GL2 is located between the gate transmission line GL6 and the gate transmission line GL7 or between the gate transmission line GL8 and the gate transmission line GL9. In this embodiment, the gate transmission line GL2 includes first to fourth conductive lines CL1 to CL4, but the invention is not limited to this. In other embodiments, one of the gate transmission lines GL3 to GL8 may include the first to fourth wires CL1 to CL4, which enables the display device to have eight pixels PX corresponding to nine gates in the second direction D2. Transmission line GL1~GL9.
在本實施例中,閘極傳輸線GL1、GL3~GL9重疊於紅色子畫素SP1與藍色子畫素SP3的交界,藉此能減少閘極傳輸線GL1、GL3~GL9對顯示品質造成的負面影響。In this embodiment, the gate transmission lines GL1, GL3 ~ GL9 overlap the boundary between the red sub-pixel SP1 and the blue sub-pixel SP3, thereby reducing the negative impact of the gate transmission lines GL1, GL3 ~ GL9 on the display quality .
閘極傳輸線GL2的第三導線CL3重疊於紅色子畫素SP1與藍色子畫素SP3的交界,閘極傳輸線GL2的第一導線CL1重疊於紅色子畫素SP1與綠色子畫素SP2的交界或藍色子畫素SP3與綠色子畫素SP2的交界,藉此能減少閘極傳輸線GL2對顯示品質造成的負面影響。延長第三導線CL3的長度能減短第一導線CL1,進一步減少閘極傳輸線GL2對顯示品質造成的負面影響。在本實施例中,第三導線CL3的長度大於各子畫素的長度L3(或畫素PX的長度)。The third conductive line CL3 of the gate transmission line GL2 overlaps the boundary between the red sub-pixel SP1 and the blue sub-pixel SP3, and the first conductive line CL1 of the gate transmission line GL2 overlaps the boundary between the red sub-pixel SP1 and the green sub-pixel SP2 Or the junction of the blue sub-pixel SP3 and the green sub-pixel SP2, thereby reducing the negative impact of the gate transmission line GL2 on the display quality. Extending the length of the third wire CL3 can shorten the first wire CL1, and further reduce the negative impact of the gate transmission line GL2 on the display quality. In this embodiment, the length of the third conductive line CL3 is greater than the length L3 of each sub-pixel (or the length of the pixel PX).
圖3為圖2A之顯示裝置的掃描線以及資料線的訊號波形圖。3 is a signal waveform diagram of scan lines and data lines of the display device of FIG. 2A.
在每一幀中(或每一掃描循環中),各掃描線SL1~SL9具有主要充電時間Mt以及預充電時間Pt。在預充電時間Pt中對掃描線執行預充電,使掃描線能在主要充電時間Mt中達到預期達到的電壓。預充電時間Pt中掃描線上的電壓可以大於、等於或小於主要充電時間Mt中掃描線上的電壓。In each frame (or in each scan cycle), each scan line SL1 to SL9 has a main charging time Mt and a precharging time Pt. The scanning line is precharged during the precharging time Pt, so that the scanning line can reach the expected voltage during the main charging time Mt. The voltage on the scan line in the precharge time Pt may be greater than, equal to, or less than the voltage on the scan line in the main charge time Mt.
預充電時間Pt為t倍的主要充電時間Mt,其中t為大於1的整數。各掃描線的預充電時間Pt可以重疊於前幾級之掃描線的主要充電時間Mt以及後幾級之掃描線的預充電時間Pt。舉例來說,在本實施例中,預充電時間Pt為3倍(t=3)的主要充電時間Mt,第2級掃描線SL2的預充電時間Pt會重疊於第3級掃描線SL3的預充電時間Pt、第4級掃描線SL4的預充電時間Pt以及第5級掃描線SL5的預充電時間Pt。因此,第2級閘極傳輸線GL2較容易與第3級掃描線SL3、第4級掃描線SL4以及第5級掃描線SL5交互影響。The pre-charging time Pt is t times the main charging time Mt, where t is an integer greater than one. The precharging time Pt of each scan line may overlap the main charging time Mt of the scan lines of the previous stages and the precharging time Pt of the scan lines of the later stages. For example, in this embodiment, the precharge time Pt is 3 times (t=3) the main charging time Mt, and the precharge time Pt of the second level scan line SL2 will overlap with the precharge time Pt of the third level scan line SL3. The charging time Pt, the pre-charging time Pt of the fourth-level scanning line SL4, and the pre-charging time Pt of the fifth-level scanning line SL5. Therefore, the second-level gate transmission line GL2 is more likely to interact with the third-level scan line SL3, the fourth-level scan line SL4, and the fifth-level scan line SL5.
請參考圖2A,第三導線CL3的長度大於t個(例如3個)子畫素的長度L3,第三導線CL3重疊於第3級掃描線SL3、第4級掃描線SL4、第5級掃描線SL5以及第6級掃描線SL6。第三導線CL3重疊於紅色子畫素SP1與藍色子畫素SP3的交界,因此,即使第2級閘極傳輸線GL2容易與第3級掃描線SL3、第4級掃描線SL4以及第5級掃描線SL5交互影響,閘極傳輸線GL2對顯示品質造成的負面影響也能較小。2A, the length of the third conductive line CL3 is greater than the length L3 of t (for example, 3) sub-pixels, and the third conductive line CL3 overlaps the third level scan line SL3, the fourth level scan line SL4, and the fifth level scan Line SL5 and the sixth-level scan line SL6. The third wire CL3 overlaps the boundary between the red sub-pixel SP1 and the blue sub-pixel SP3. Therefore, even if the second-level gate transmission line GL2 is easily connected to the third-level scan line SL3, the fourth-level scan line SL4, and the fifth-level The scan line SL5 has an interactive influence, and the gate transmission line GL2 has less negative influence on the display quality.
基於上述,閘極傳輸線GL2包括沿著第一方向D1延伸的第一導線CL1、沿著第二方向D2延伸的第二導線CL2以及沿著第一方向D1延伸的第三導線CL3,能減少閘極傳輸線GL2對顯示裝置20之顯示品質造成的影響。Based on the above, the gate transmission line GL2 includes a first wire CL1 extending along the first direction D1, a second wire CL2 extending along the second direction D2, and a third wire CL3 extending along the first direction D1, which can reduce the gate The effect of the polar transmission line GL2 on the display quality of the
圖4是依照本發明的一實施例的一種顯示裝置的上視示意圖。在此必須說明的是,圖4的實施例沿用圖2A與圖2B的實施例的元件標號與部分內容,其中採用相同或近似的標號來表示相同或近似的元件,並且省略了相同技術內容的說明。關於省略部分的說明可參考前述實施例,在此不贅述。FIG. 4 is a schematic top view of a display device according to an embodiment of the invention. It must be noted here that the embodiment of FIG. 4 uses the element numbers and part of the content of the embodiment of FIGS. 2A and 2B, wherein the same or similar reference numbers are used to represent the same or similar elements, and the same technical content is omitted. Description. For the description of the omitted parts, reference may be made to the foregoing embodiment, which will not be repeated here.
圖4之顯示裝置30與圖2A之顯示裝置20的主要差異在於:顯示裝置30的閘極傳輸線GL2之第一導線CL1位於閘極傳輸線GL6與閘極傳輸線GL7之間。The main difference between the
基於上述,閘極傳輸線GL2包括沿著第一方向D1延伸的第一導線CL1、沿著第二方向D2延伸的第二導線CL2以及沿著第一方向D1延伸的第三導線CL3,能減少閘極傳輸線GL2對顯示裝置30之顯示品質造成的影響。Based on the above, the gate transmission line GL2 includes a first wire CL1 extending along the first direction D1, a second wire CL2 extending along the second direction D2, and a third wire CL3 extending along the first direction D1, which can reduce the gate The effect of the polar transmission line GL2 on the display quality of the
圖5是依照本發明的一實施例的一種顯示裝置的上視示意圖。在此必須說明的是,圖5的實施例沿用圖2A與圖2B的實施例的元件標號與部分內容,其中採用相同或近似的標號來表示相同或近似的元件,並且省略了相同技術內容的說明。關於省略部分的說明可參考前述實施例,在此不贅述。FIG. 5 is a schematic top view of a display device according to an embodiment of the invention. It must be noted here that the embodiment of FIG. 5 uses the element numbers and part of the content of the embodiment of FIGS. 2A and 2B, wherein the same or similar reference numbers are used to represent the same or similar elements, and the same technical content is omitted. Description. For the description of the omitted parts, reference may be made to the foregoing embodiment, which will not be repeated here.
圖5之顯示裝置40與圖2A之顯示裝置20的主要差異在於:顯示裝置40的閘極傳輸線GL2之第一導線CL1位於閘極傳輸線GL1與閘極傳輸線GL3之間。The main difference between the
在本實施例中,閘極傳輸線GL2不需於周邊區中設置橫跨其他閘極傳輸線的第四導線。在本實施例中,閘極傳輸線GL2之第二導線CL2橫越閘極傳輸線GL3~GL6,且第二導線CL2重疊於閘極傳輸線GL3~GL5。In this embodiment, the gate transmission line GL2 does not need to be provided with a fourth wire that crosses other gate transmission lines in the peripheral area. In this embodiment, the second conductive line CL2 of the gate transmission line GL2 crosses the gate transmission lines GL3 to GL6, and the second conductive line CL2 overlaps the gate transmission lines GL3 to GL5.
基於上述,閘極傳輸線GL2包括沿著第一方向D1延伸的第一導線CL1、沿著第二方向D2延伸的第二導線CL2以及沿著第一方向D1延伸的第三導線CL3,能減少閘極傳輸線GL2對顯示裝置40之顯示品質造成的影響。Based on the above, the gate transmission line GL2 includes a first wire CL1 extending along the first direction D1, a second wire CL2 extending along the second direction D2, and a third wire CL3 extending along the first direction D1, which can reduce the gate The effect of the polar transmission line GL2 on the display quality of the
圖6是依照本發明的一實施例的一種顯示裝置的上視示意圖。在此必須說明的是,圖6的實施例沿用圖2A與圖2B的實施例的元件標號與部分內容,其中採用相同或近似的標號來表示相同或近似的元件,並且省略了相同技術內容的說明。關於省略部分的說明可參考前述實施例,在此不贅述。FIG. 6 is a schematic top view of a display device according to an embodiment of the invention. It must be noted here that the embodiment of FIG. 6 uses the element numbers and part of the content of the embodiment of FIGS. 2A and 2B, wherein the same or similar reference numbers are used to represent the same or similar elements, and the same technical content is omitted. Description. For the description of the omitted parts, reference may be made to the foregoing embodiment, which will not be repeated here.
請參考圖6,顯示裝置50在第二方向D2上之畫素PX的數量小於閘極傳輸線的數量。在本實施例中,在第二方向D2上,以多排畫素PX(例如八排畫素PX)為一組畫素組,每個畫素組對應多條閘極傳輸線(例如閘極傳輸線GL1~GL9)。在本實施例中,其中一條閘極傳輸線(例如閘極傳輸線GL2)設置於不同個畫素組中。舉例來說,第一組畫素組PXG1包括第一排畫素PX至第八排畫素PX,相鄰於第一組畫素組PXG1的第二組畫素組PXG2包括第九排畫素PX至第十六排畫素PX。部分閘極傳輸線GL2重疊於第二組畫素組PXG2,且部分閘極傳輸線GL2重疊於第一組畫素組PXG1。在本實施例中,閘極傳輸線GL2的第一導線CL1重疊於第十六排畫素PX,閘極傳輸線GL2的第二導線CL2自第二組畫素組PXG2延伸進第一組畫素組PXG1,且閘極傳輸線GL2的第三導線CL3重疊於第六排畫素之藍色子畫素SP3與第七排畫素PX之紅色子畫素SP1的交界。Please refer to FIG. 6, the number of pixels PX in the second direction D2 of the
基於上述,閘極傳輸線GL2包括沿著第一方向D1延伸的第一導線CL1、沿著第二方向D2延伸的第二導線CL2以及沿著第一方向D1延伸的第三導線CL3,能減少閘極傳輸線GL2對顯示裝置50之顯示品質造成的影響。Based on the above, the gate transmission line GL2 includes a first wire CL1 extending along the first direction D1, a second wire CL2 extending along the second direction D2, and a third wire CL3 extending along the first direction D1, which can reduce the gate The effect of the polar transmission line GL2 on the display quality of the
圖7A是依照本發明的一實施例的一種顯示裝置的上視示意圖。圖7B是沿著圖7A中線b-b’的剖面示意圖。在此必須說明的是,圖7A與圖7B的實施例沿用圖4的實施例的元件標號與部分內容,其中採用相同或近似的標號來表示相同或近似的元件,並且省略了相同技術內容的說明。關於省略部分的說明可參考前述實施例,在此不贅述。FIG. 7A is a schematic top view of a display device according to an embodiment of the invention. Fig. 7B is a schematic cross-sectional view taken along the line b-b' in Fig. 7A. It must be noted here that the embodiment of FIG. 7A and FIG. 7B follow the element numbers and part of the content of the embodiment of FIG. 4, wherein the same or similar reference numbers are used to represent the same or similar elements, and the same technical content is omitted. Description. For the description of the omitted parts, reference may be made to the foregoing embodiment, which will not be repeated here.
圖7A之顯示裝置60與圖4之顯示裝置30的主要差異在於:顯示裝置60的閘極傳輸線GL2更包括遮蔽電極SE。The main difference between the
請參考圖7A與圖7B,閘極傳輸線GL1~GL9各自包括第一線段100以及第二線段200。第一線段100與資料線DL屬於相同導電膜層。第二線段200電性連接第一線段100,且第二線段200與掃描線SL1~SL9屬於相同導電膜層。在本實施例中,閘極傳輸線GL1~GL9的第一線段100分別透過開口H1~H9而電性連接至閘極傳輸線GL1~GL9的第二線段200,其中開口H1~H9例如貫穿第一絕緣層I1。Referring to FIGS. 7A and 7B, the gate transmission lines GL1 to GL9 each include a
閘極傳輸線GL1~GL9各自的第二線段200直接連接對應之掃描線SL1~SL9,且閘極傳輸線GL1~GL9各自的第二線段200與對應之掃描線SL1~SL9構成T形結構。舉例來說,閘極傳輸線GL1的第二線段200直接連接掃描線SL1;閘極傳輸線GL2的第二線段200直接連接掃描線SL2;閘極傳輸線GL3的第二線段200直接連接掃描線SL3;閘極傳輸線GL4的第二線段200直接連接掃描線SL4;閘極傳輸線GL5的第二線段200直接連接掃描線SL5;閘極傳輸線GL6的第二線段200直接連接掃描線SL6;閘極傳輸線GL7的第二線段200直接連接掃描線SL7;閘極傳輸線GL8的第二線段200直接連接掃描線SL8;閘極傳輸線GL9的第二線段200直接連接掃描線SL9。The respective
在本實施例中,閘極傳輸線GL2包括沿著第一方向D1延伸的第一導線CL1、沿著第二方向D2延伸的第二導線CL2以及沿著第一方向D1延伸的第三導線CL3,其中閘極傳輸線GL2的第三導線CL3包括第一線段100以及第二線段200。In this embodiment, the gate transmission line GL2 includes a first conductive line CL1 extending along the first direction D1, a second conductive line CL2 extending along the second direction D2, and a third conductive line CL3 extending along the first direction D1. The third wire CL3 of the gate transmission line GL2 includes a
在本實施例中,閘極傳輸線GL2更包括遮蔽電極SE,而遮蔽電極SE沿著第一方向D1延伸且重疊於閘極傳輸線GL1~GL9中的另一條。舉例來說,閘極傳輸線GL2的遮蔽電極SE重疊於閘極傳輸線GL7的第二線段200。在一些實施例中,閘極傳輸線GL2的遮蔽電極SE的寬度X1大於被遮蔽電極SE所覆之閘極傳輸線GL7的寬度X2。In this embodiment, the gate transmission line GL2 further includes a shielding electrode SE, and the shielding electrode SE extends along the first direction D1 and overlaps the other one of the gate transmission lines GL1 to GL9. For example, the shielding electrode SE of the gate transmission line GL2 overlaps the
在本實施例中,遮蔽電極SE例如與第三導線CL3的第一線段100以及資料線(請參考圖1)屬於相同導電膜層(例如第二金屬層),且遮蔽電極SE直接連接第三導線CL3的第一線段100。In this embodiment, the shielding electrode SE, for example, belongs to the same conductive film layer (for example, the second metal layer) as the
在一些實施例中,閘極傳輸線包括第1級至第n級,其中n為大於5的整數,且包括遮蔽電極的閘極傳輸線以及重疊於遮蔽電極的另一條閘極傳輸線差5級以上。舉例來說,在本實施例中,第2級閘極傳輸線GL2與第7級閘極傳輸線GL7差5級。在對第7級閘極傳輸線GL7進行充電時,閘極傳輸線GL2上施加有持有電壓(holding voltage),因此,在閘極傳輸線GL7充電時,閘極傳輸線GL2的遮蔽電極SE能減少閘極傳輸線GL7對顯示品質造成的負面影響。In some embodiments, the gate transmission line includes the first stage to the nth stage, where n is an integer greater than 5, and the gate transmission line including the shielding electrode is different from another gate transmission line overlapping the shielding electrode by more than 5 levels. For example, in this embodiment, the difference between the second-level gate transmission line GL2 and the seventh-level gate transmission line GL7 is 5 levels. When the seventh-level gate transmission line GL7 is charged, a holding voltage is applied to the gate transmission line GL2. Therefore, when the gate transmission line GL7 is charged, the shielding electrode SE of the gate transmission line GL2 can reduce the gate electrode. Transmission line GL7 has a negative impact on display quality.
圖8是依照本發明的一實施例的一種顯示裝置的上視示意圖。在此必須說明的是,圖8實施例沿用圖7A與圖7B的實施例的元件標號與部分內容,其中採用相同或近似的標號來表示相同或近似的元件,並且省略了相同技術內容的說明。關於省略部分的說明可參考前述實施例,在此不贅述。FIG. 8 is a schematic top view of a display device according to an embodiment of the invention. It must be noted here that the embodiment of FIG. 8 uses the element numbers and part of the content of the embodiment of FIGS. 7A and 7B, wherein the same or similar reference numbers are used to denote the same or similar elements, and the description of the same technical content is omitted. . For the description of the omitted parts, reference may be made to the foregoing embodiment, which will not be repeated here.
請參考圖8,顯示裝置70的各條掃描線(圖中僅繪出掃描線SL1、SL2、SL9)包括互相平行的第一閘極線SL1a、SL2a、SL9a以及第二閘極線SL1b、SL2b、SL9b。舉例來說,掃描線SL1包括第一閘極線SL1a以及第二閘極線SL1b;掃描線SL2包括第一閘極線SL2a以及第二閘極線SL2b;掃描線SL9包括第一閘極線SL9a以及第二閘極線SL9b。Please refer to FIG. 8, each scan line of the display device 70 (only scan lines SL1, SL2, SL9 are drawn in the figure) include first gate lines SL1a, SL2a, SL9a and second gate lines SL1b, SL2b that are parallel to each other , SL9b. For example, the scan line SL1 includes a first gate line SL1a and a second gate line SL1b; the scan line SL2 includes a first gate line SL2a and a second gate line SL2b; and the scan line SL9 includes a first gate line SL9a And the second gate line SL9b.
各閘極傳輸線的第二線段電性連接至對應的第一閘極線以及第二閘極線。舉例來說,閘極傳輸線GL1之第三導線CL3的第二線段200連接至第一閘極線SL1a以及第二閘極線SL1b;閘極傳輸線GL9的第二線段200連接至第一閘極線SL9a以及第二閘極線SL9b。The second line segment of each gate transmission line is electrically connected to the corresponding first gate line and the second gate line. For example, the
在本實施例中,閘極傳輸線GL1包括第一導線CL1、第二導線CL2、第三導線CL3以及遮蔽電極SE。遮蔽電極SE跨過第一閘極線SL9a以及第二閘極線SL9b,且遮蔽電極SE重疊於閘極傳輸線GL9的第二線段200。In this embodiment, the gate transmission line GL1 includes a first wire CL1, a second wire CL2, a third wire CL3, and a shielding electrode SE. The shielding electrode SE crosses the first gate line SL9a and the second gate line SL9b, and the shielding electrode SE overlaps the
基於上述,閘極傳輸線GL9在充電時,閘極傳輸線GL1的遮蔽電極SE能減少閘極傳輸線GL9對顯示品質造成的負面影響。Based on the above, when the gate transmission line GL9 is being charged, the shielding electrode SE of the gate transmission line GL1 can reduce the negative impact of the gate transmission line GL9 on the display quality.
圖9是依照本發明的一實施例的一種顯示裝置的上視示意圖。在此必須說明的是,圖9實施例沿用圖8的實施例的元件標號與部分內容,其中採用相同或近似的標號來表示相同或近似的元件,並且省略了相同技術內容的說明。關於省略部分的說明可參考前述實施例,在此不贅述。FIG. 9 is a schematic top view of a display device according to an embodiment of the invention. It must be noted here that the embodiment of FIG. 9 adopts the element numbers and part of the content of the embodiment of FIG. 8, wherein the same or similar reference numbers are used to represent the same or similar elements, and the description of the same technical content is omitted. For the description of the omitted parts, reference may be made to the foregoing embodiment, which will not be repeated here.
請參考圖9,顯示裝置80的各條掃描線(圖中僅繪出掃描線SL6、SL7、SL8)包括互相平行的第一閘極線SL6a、SL7a、SL8a以及第二閘極線SL6b、SL7b、SL8b。Please refer to FIG. 9, each scan line of the display device 80 (only scan lines SL6, SL7, SL8 are drawn in the figure) include first gate lines SL6a, SL7a, SL8a and second gate lines SL6b, SL7b that are parallel to each other , SL8b.
在本實施例中,部分第二閘極線SL6b、SL7b、SL8b會於第一線段100處斷開,避免不同條掃描線互相短路。舉例來說,閘極傳輸線GL6的第一線段100連接第一閘極線SL6a以及第二閘極線SL6b,且閘極傳輸線GL6的第一線段100穿過閘極傳輸線GL7之第二閘極線SL7b的缺口。在一些實施例中,第一閘極線SL6a、SL7a、SL8a以及第二閘極線SL6b、SL7b、SL8b除了透過對應之第一線段100而相連以外,還可以透過其他橋接元件300相連。舉例來說,閘極傳輸線GL7的第一閘極線SL7a以及第二閘極線SL7b透過橋接元件300而電性相連,因此,即使閘極傳輸線GL7的第二閘極線SL7b於閘極傳輸線GL6的第一線段100處斷開,第二閘極線SL7b仍然不會斷路。在本實施例中,橋接元件300與掃描線屬於相同導電膜層,但本發明不以此為限。在一些實施例中,橋接元件300可以與資料線屬於相同的導電膜層,也可以與掃描線以及資料線都屬於不同的導電膜層。In this embodiment, part of the second gate lines SL6b, SL7b, and SL8b are disconnected at the
在本實施例中,閘極傳輸線GL1包括多個遮蔽電極SE。多個遮蔽電極SE電性連接第二導線CL2,且沿著第一方向D1延伸。多個遮蔽電極SE分別重疊於閘極傳輸線中的另外多條(例如閘極傳輸線GL6~GL8)。在本實施例中,多個遮蔽電極SE例如分別透過多個開口O2而電性連接至第二導線CL2。In this embodiment, the gate transmission line GL1 includes a plurality of shielding electrodes SE. The plurality of shielding electrodes SE are electrically connected to the second wire CL2 and extend along the first direction D1. A plurality of shielding electrodes SE are respectively overlapped with other ones of the gate transmission lines (for example, the gate transmission lines GL6 to GL8). In this embodiment, the plurality of shielding electrodes SE are electrically connected to the second wire CL2 through the plurality of openings O2, for example.
基於上述,閘極傳輸線GL6~GL8在充電時,閘極傳輸線GL1的遮蔽電極SE能減少閘極傳輸線GL9~GL8對顯示品質造成的負面影響。Based on the foregoing, when the gate transmission lines GL6 to GL8 are being charged, the shielding electrode SE of the gate transmission line GL1 can reduce the negative impact of the gate transmission lines GL9 to GL8 on the display quality.
在本實施例中,重疊於閘極傳輸線GL6的遮蔽電極SE在第一方向D1上越過第二閘極線SL7b,重疊於閘極傳輸線GL7的遮蔽電極SE在第一方向D1上越過第二閘極線SL8b,藉此改善不同條掃描線之間互相干擾的問題。In this embodiment, the shielding electrode SE overlapping the gate transmission line GL6 crosses the second gate line SL7b in the first direction D1, and the shielding electrode SE overlapping the gate transmission line GL7 crosses the second gate in the first direction D1 Polar line SL8b, thereby alleviating the problem of mutual interference between different scan lines.
在本實施例中,第二導線CL2在第二方向D2對齊共用電極CE。共用電極CE例如與第二導線CL2屬於相同導電膜層,且第二導線CL2可以藉由斷開共用電極CE來形成。In this embodiment, the second wire CL2 is aligned with the common electrode CE in the second direction D2. The common electrode CE, for example, belongs to the same conductive film layer as the second wire CL2, and the second wire CL2 can be formed by disconnecting the common electrode CE.
圖10是依照本發明的一實施例的一種顯示裝置的上視示意圖。在此必須說明的是,圖10實施例沿用圖9的實施例的元件標號與部分內容,其中採用相同或近似的標號來表示相同或近似的元件,並且省略了相同技術內容的說明。關於省略部分的說明可參考前述實施例,在此不贅述。FIG. 10 is a schematic top view of a display device according to an embodiment of the invention. It must be noted here that the embodiment of FIG. 10 uses the element numbers and part of the content of the embodiment of FIG. 9, wherein the same or similar reference numbers are used to represent the same or similar elements, and the description of the same technical content is omitted. For the description of the omitted parts, reference may be made to the foregoing embodiment, which will not be repeated here.
請參考圖10,顯示裝置90的各條掃描線(圖中僅繪出掃描線SL8、SL10、SL13)包括互相平行的第一閘極線SL8a、SL10a、SL13a以及第二閘極線SL8b、SL10b、SL13b。Please refer to FIG. 10, the scan lines of the display device 90 (only scan lines SL8, SL10, SL13 are drawn in the figure) include first gate lines SL8a, SL10a, SL13a and second gate lines SL8b, SL10b that are parallel to each other , SL13b.
在本實施例中,閘極傳輸線GL1包括多個遮蔽電極SE。多個遮蔽電極SE電性連接第二導線CL2,且沿著第一方向D1延伸。多個遮蔽電極SE分別重疊於閘極傳輸線中的另外多條(例如閘極傳輸線GL8、GL10、GL13)。In this embodiment, the gate transmission line GL1 includes a plurality of shielding electrodes SE. The plurality of shielding electrodes SE are electrically connected to the second wire CL2 and extend along the first direction D1. A plurality of shielding electrodes SE are respectively overlapped with other ones of the gate transmission lines (for example, the gate transmission lines GL8, GL10, GL13).
在一些實施例中,部分掃描線會被閘極傳輸線分隔成互相分離的多個部分,然而,可以藉由類似前述實施例的橋接元件300或其他顯示面板內的導線而使同一條掃描線中多個分離的部分彼此電性連接。在一些實施例中,藉由對同一條掃描線提供多個訊號源(驅動晶片),使同一條掃描線中多個分離的部分具有相同的驅動訊號,藉此達到多重驅動的效果。In some embodiments, part of the scan line is divided into multiple parts separated from each other by the gate transmission line. However, the same scan line can be made into the same scan line by the bridge element 300 similar to the previous embodiment or the wires in other display panels. The multiple separated parts are electrically connected to each other. In some embodiments, by providing multiple signal sources (drive chips) for the same scan line, multiple separated parts of the same scan line have the same drive signal, thereby achieving the effect of multiple driving.
基於上述,閘極傳輸線GL1的遮蔽電極SE能在閘極傳輸線GL8、GL10、GL13在充電時遮蔽閘極傳輸線GL8、GL10、GL13,減少閘極傳輸線GL8、GL10、GL13對顯示品質造成的負面影響。Based on the above, the shielding electrode SE of the gate transmission line GL1 can shield the gate transmission lines GL8, GL10, GL13 when the gate transmission lines GL8, GL10, GL13 are charged, and reduce the negative impact of the gate transmission lines GL8, GL10, GL13 on the display quality. .
圖11A和圖11B是依照本發明的一實施例的一種顯示裝置的上視示意圖,其中圖11B接續於圖11A的上側。在此必須說明的是,圖11A和圖11B實施例沿用圖10的實施例的元件標號與部分內容,其中採用相同或近似的標號來表示相同或近似的元件,並且省略了相同技術內容的說明。關於省略部分的說明可參考前述實施例,在此不贅述。11A and 11B are schematic top views of a display device according to an embodiment of the present invention, wherein FIG. 11B is continued from the upper side of FIG. 11A. It must be noted here that the embodiment of FIGS. 11A and 11B uses the element numbers and part of the content of the embodiment of FIG. 10, wherein the same or similar numbers are used to represent the same or similar elements, and the description of the same technical content is omitted. . For the description of the omitted parts, reference may be made to the foregoing embodiment, which will not be repeated here.
請參考圖11A和圖11B,顯示裝置90a具有顯示區以及周邊區(請參考圖1),且包括多條資料線(請參考圖1)、第1級掃描線至第n級掃描線SL1~SLn、第1級閘極傳輸線至第n級閘極傳輸線GL1~GLn以及多個子畫素,其中n為大於1的整數。在本實施例中,n為9。子畫素(例如紅色子畫素SP1、綠色子畫素SP2以及藍色子畫素SP3)電性連接至第1級掃描線至第n級掃描線SL1~SLn以及資料線。Please refer to FIGS. 11A and 11B. The
資料線自周邊區延伸進顯示區,其中位於顯示區的資料線沿著第一方向D1延伸。The data line extends from the peripheral area into the display area, and the data line located in the display area extends along the first direction D1.
第1級掃描線至第n級掃描線SL1~SLn位於顯示區,且沿著交錯於第一方向D1的第二方向D2延伸。第1級掃描線至第n級掃描線SL1~SLn沿著第一方向D1依序排列。在本實施例中,第1級掃描線至第9級掃描線SL1~SL9各自包括互相平行的第一閘極線SL1a~SL9a以及第二閘極線SL1b~SL9b。舉例來說,掃描線SL1包括第一閘極線SL1a以及第二閘極線SL1b;掃描線SL9包括第一閘極線SL9a以及第二閘極線SL9b。The scan lines SL1 to SLn of level 1 to level n are located in the display area and extend along a second direction D2 staggered with the first direction D1. The first level scan lines to the nth level scan lines SL1˜SLn are sequentially arranged along the first direction D1. In this embodiment, the scan lines SL1 to SL9 of the first level to the ninth level each include first gate lines SL1a to SL9a and second gate lines SL1b to SL9b that are parallel to each other. For example, the scan line SL1 includes a first gate line SL1a and a second gate line SL1b; the scan line SL9 includes a first gate line SL9a and a second gate line SL9b.
第1級閘極傳輸線至第n級閘極傳輸線GL1~GLn自周邊區延伸進顯示區,且分別電性連接至第1級掃描線至第n級掃描線SL1~SLn。在本實施例中,第1級閘極傳輸線至第n級閘極傳輸線GL1~GLn各自包括一條以上第一線段100以及一條以上第二線段200。第一線段100與資料線屬於相同導電膜層。第二線段200與第1級掃描線至第n級掃描線SL1~SLn屬於相同導電膜層。在本實施例中,第1級閘極傳輸線至第9級閘極傳輸線GL1~GL9的第一線段100分別透過第一開口H1~H9而電性連接至第1級閘極傳輸線至第9級閘極傳輸線GL1~GL9的第二線段200(圖11B省略繪出第9級閘極傳輸線GL9的第一線段100以及第一開口H9),其中第一開口H1~H9例如貫穿第一絕緣層(請參考圖2B)。第1級掃描線至第9級掃描線SL1~SL9分別直接連接第1級閘極傳輸線至第9級閘極傳輸線GL1~GL9的第二線段200。The first level gate transmission lines to the nth level gate transmission lines GL1˜GLn extend from the peripheral area into the display area, and are electrically connected to the first level scan lines to the nth level scan lines SL1˜SLn, respectively. In this embodiment, each of the first gate transmission line to the nth gate transmission line GL1˜GLn includes more than one
在一些實施例中,第1級閘極傳輸線至第9級閘極傳輸線GL1~GL9藉由部分第一線段100跨過第1級掃描線至第n級掃描線SL1~SLn。舉例來說,第1級閘極傳輸線GL1藉由第一線段100跨過第2級掃描線SL2的第一閘極線SL2a、第3級掃描線SL3的第一閘極線SL3a以及第4級掃描線至第9級掃描線SL4~SL4。另外,第2級掃描線SL2的第二閘極線SL2b以及第3級掃描線SL3的第二閘極線SL3b則在第1級閘極傳輸線GL1的第二線段200處斷開。基於上述,能避免第1級閘極傳輸線GL1與第2級掃描線SL2至第9級掃描線SL9短路。其他閘極傳輸線也有類似的配置,以避免不同級的掃描線短路。In some embodiments, the first level gate transmission line to the ninth level gate transmission line GL1˜GL9 cross the first level scan line to the nth level scan line SL1˜SLn by a part of the
在本實施例中,顯示裝置90a更包括多條第一共用電極CE1以及多條第二共用電極CE2。第一共用電極CE1與資料線屬於相同導電膜層。第二共用電極CE2與掃描線屬於相同導電膜層。In this embodiment, the
第一共用電極CE1沿著第一方向D1延伸,且至少部分第一共用電極CE1重疊於第1級閘極傳輸線至第9級閘極傳輸線GL1~GL9的第二線段200,藉此減少不同條閘極傳輸線之間的互相干擾。在本實施例中,部分第一共用電極CE1位於同一條閘極傳輸線中的兩個第一線段100之間。在本實施例中,第一共用電極CE1重疊於綠色子畫素SP2與藍色子畫素SP3的交界以及紅色子畫素SP1與藍色子畫素SP3的交界。The first common electrode CE1 extends along the first direction D1, and at least a part of the first common electrode CE1 overlaps the
在一些實施例中,顯示裝置90a還包括第三共用電極(未繪出)及/或第四共用電極(未繪出)。第三共用電極重疊於綠色子畫素SP2與紅色子畫素SP1的交界,且平行於資料線。第四共用電極平行於掃描線。第一共用電極CE1與第二共用電極CE2上施加的電壓不同於第三共用電極與第四共用電極上施加的電壓。舉例來說,第一共用電極CE1與第二共用電極CE2上施加9伏特的電壓,且第三共用電極與第四共用電極上施加6伏特的電壓。In some embodiments, the
第二共用電極CE2沿著第二方向D2延伸。至少部分第一共用電極CE1透過第二開口TH電性連接至至少部分第二共用電極CE2,其中第二開口TH例如貫穿第一絕緣層(請參考圖2B)。第二開口TH的數量可以依據需求而進行調整,並不限於圖11所繪示之數量。The second common electrode CE2 extends along the second direction D2. At least part of the first common electrode CE1 is electrically connected to at least part of the second common electrode CE2 through the second opening TH, where the second opening TH penetrates the first insulating layer, for example (please refer to FIG. 2B). The number of second openings TH can be adjusted according to requirements, and is not limited to the number shown in FIG. 11.
在顯示區中,第1級閘極傳輸線至第n級閘極傳輸線GL1~GLn錯位排列,因此,第一開口H1~H9與第二開口TH可以較平均的分散於顯示區中,藉此避免顯示裝置90a產生亮紋。此外,還能改善第一開口H1~H9與第二開口TH壓縮彼此的設置空間之問題。In the display area, the first gate transmission line to the nth gate transmission line GL1~GLn are arranged in a staggered arrangement. Therefore, the first openings H1~H9 and the second opening TH can be more evenly dispersed in the display area, thereby avoiding The
在顯示裝置90a的顯示區中,第1級閘極傳輸線GL1、第6級閘極傳輸線GL6、第3級閘極傳輸線GL3、第8級閘極傳輸線GL8、第5級閘極傳輸線GL5、第2級閘極傳輸線GL2(或第9級閘極傳輸線GL9)、第7級閘極傳輸線GL7以及第4級閘極傳輸線GL4依序排列(例如由左至右依序排列),且相鄰級的閘極傳輸線之間相隔的距離大於或等於6倍的子畫素的寬度。舉例來說,在顯示區中,第1級閘極傳輸線GL1與第2級閘極傳輸線GL2之間的距離大於或等於6倍的子畫素的寬度,藉此能進一步使第一開口H1~H9與第二開口TH平均分散。In the display area of the
在一些實施例中,驅動晶片中對應第1級閘極傳輸線至第9級閘極傳輸線GL1~GL9的訊號源依序排列,在周邊區藉由其他線路以調整顯示區中之第1級閘極傳輸線至第9級閘極傳輸線GL1~GL9的排列順序。舉例來說,在距離顯示區約200微米的位置設置轉線區,藉此調整顯示區中之第1級閘極傳輸線至第9級閘極傳輸線GL1~GL9的排列順序。在其他實施例中,驅動晶片中對應第1級閘極傳輸線至第9級閘極傳輸線GL1~GL9的訊號源的排列順序等於顯示區中第1級閘極傳輸線至第9級閘極傳輸線GL1~GL9的排列順序。In some embodiments, the signal sources corresponding to the first-level gate transmission lines to the ninth-level gate transmission lines GL1 to GL9 in the driver chip are arranged in sequence, and other circuits are used in the peripheral area to adjust the first-level gate in the display area The arrangement sequence of the transmission line to the ninth-level gate transmission line GL1~GL9. For example, a transfer area is provided at a position about 200 microns away from the display area, thereby adjusting the arrangement sequence of the first gate transmission line to the ninth gate transmission line GL1 to GL9 in the display area. In other embodiments, the order of the signal sources corresponding to the first gate transmission line to the ninth gate transmission line GL1 to GL9 in the driver chip is equal to the first gate transmission line to the ninth gate transmission line GL1 in the display area ~ The order of GL9.
圖12A與圖12B是依照本發明的一實施例的一種顯示裝置的上視示意圖,其中圖12B接續於圖12A的上側。在此必須說明的是,圖12A和圖12B實施例沿用圖11A和圖11B的實施例的元件標號與部分內容,其中採用相同或近似的標號來表示相同或近似的元件,並且省略了相同技術內容的說明。關於省略部分的說明可參考前述實施例,在此不贅述。12A and 12B are schematic top views of a display device according to an embodiment of the present invention, in which FIG. 12B is continued from the upper side of FIG. 12A. It must be noted here that the embodiment of FIGS. 12A and 12B uses the element numbers and part of the content of the embodiment of FIGS. 11A and 11B, wherein the same or similar numbers are used to denote the same or similar elements, and the same technology is omitted. Description of the content. For the description of the omitted parts, reference may be made to the foregoing embodiment, which will not be repeated here.
請參考圖12A與圖12B,在顯示裝置90b的顯示區中,第1級閘極傳輸線GL1、第5級閘極傳輸線GL5、第2級閘極傳輸線GL2(或第9級閘極傳輸線GL9)、第6級閘極傳輸線GL6、第3級閘極傳輸線GL3、第7級閘極傳輸線GL7、第4級閘極傳輸線GL4以及第8級閘極傳輸線GL8依序排列,且相鄰級的閘極傳輸線之間相隔的距離大於或等於6倍的子畫素的寬度。舉例來說,在顯示區中,第1級閘極傳輸線GL1與第2級閘極傳輸線GL2之間的距離大於或等於6倍的子畫素的寬度,藉此能進一步使第一開口H1~H9與第二開口TH平均分散。12A and 12B, in the display area of the
基於上述,第一開口H1~H9與第二開口TH可以較平均的分散於顯示區中,藉此避免顯示裝置90b產生亮紋。此外,還能改善第一開口H1~H9與第二開口TH壓縮彼此的設置空間之問題。Based on the above, the first openings H1 to H9 and the second opening TH can be more evenly dispersed in the display area, thereby avoiding bright lines on the
10、20、30、40、50、60、70、80、90、90a、90b:顯示裝置 100:第一線段 200:第二線段 300:橋接元件 AA:顯示區 B:藍色濾光元件 BA:周邊區 CE:共用電極 CE1:第一共用電極 CE2:第二共用電極 CL1:第一導線 CL2:第二導線 CL3:第三導線 CL4:第四導線 D1:第一方向 D2:第二方向 DL1~DLz:資料線 DR:驅動電路 G:綠色濾光元件 GD:閘極驅動元件 GL1~GLy:閘極傳輸線 H1~H9、O1、O2、O3、TH:開口 I1:第一絕緣層 I2:第二絕緣層 LC:顯示介質層 L1、L2、L3:長度 M1:第一金屬層 M2:第二金屬層 Mt:主要充電時間 Pt:預充電時間 PX:畫素 PXG1:第一組畫素組 PXG2:第二組畫素組 PXR:畫素區 R:紅色濾光元件 SB1、SB2:基板 SE:遮蔽電極 SL1~SLy:掃描線 SP:子畫素 SP1:紅色子畫素 SP2:綠色子畫素 SP3:藍色子畫素 SL1a~SL9a、SL10a、SL13a:第一閘極線 SL1b~SL9b、SL10b、SL13b:第二閘極線 W1、W2、X1、X2:寬度 10, 20, 30, 40, 50, 60, 70, 80, 90, 90a, 90b: display device 100: the first line segment 200: second line segment 300: bridging element AA: Display area B: Blue filter element BA: Surrounding area CE: Common electrode CE1: The first common electrode CE2: second common electrode CL1: First wire CL2: second wire CL3: Third wire CL4: Fourth wire D1: First direction D2: second direction DL1~DLz: data line DR: drive circuit G: Green filter element GD: gate drive element GL1~GLy: Gate transmission line H1~H9, O1, O2, O3, TH: opening I1: first insulating layer I2: second insulating layer LC: display medium layer L1, L2, L3: length M1: The first metal layer M2: second metal layer Mt: main charging time Pt: precharge time PX: pixel PXG1: The first pixel group PXG2: The second pixel group PXR: pixel area R: Red filter element SB1, SB2: substrate SE: shielded electrode SL1~SLy: scan line SP: Sub-pixel SP1: Red sub-pixel SP2: Green sub-pixel SP3: Blue sub-pixel SL1a~SL9a, SL10a, SL13a: the first gate line SL1b~SL9b, SL10b, SL13b: the second gate line W1, W2, X1, X2: width
圖1是依照本發明的一實施例的一種顯示裝置的上視示意圖。 圖2A是依照本發明的一實施例的一種顯示裝置的上視示意圖。 圖2B是沿著圖2A中線a-a’的剖面示意圖。 圖3為圖2A之顯示裝置的掃描線以及資料線的訊號波形圖。 圖4是依照本發明的一實施例的一種顯示裝置的上視示意圖。 圖5是依照本發明的一實施例的一種顯示裝置的上視示意圖。 圖6是依照本發明的一實施例的一種顯示裝置的上視示意圖。 圖7A是依照本發明的一實施例的一種顯示裝置的上視示意圖。 圖7B是沿著圖7A中線b-b’的剖面示意圖。 圖8是依照本發明的一實施例的一種顯示裝置的上視示意圖。 圖9是依照本發明的一實施例的一種顯示裝置的上視示意圖。 圖10是依照本發明的一實施例的一種顯示裝置的上視示意圖。 圖11A和圖11B是依照本發明的一實施例的一種顯示裝置的上視示意圖。 圖12A和圖12B是依照本發明的一實施例的一種顯示裝置的上視示意圖。 FIG. 1 is a schematic top view of a display device according to an embodiment of the invention. FIG. 2A is a schematic top view of a display device according to an embodiment of the invention. Fig. 2B is a schematic cross-sectional view taken along the line a-a' in Fig. 2A. 3 is a signal waveform diagram of scan lines and data lines of the display device of FIG. 2A. FIG. 4 is a schematic top view of a display device according to an embodiment of the invention. FIG. 5 is a schematic top view of a display device according to an embodiment of the invention. FIG. 6 is a schematic top view of a display device according to an embodiment of the invention. FIG. 7A is a schematic top view of a display device according to an embodiment of the invention. Fig. 7B is a schematic cross-sectional view taken along the line b-b' in Fig. 7A. FIG. 8 is a schematic top view of a display device according to an embodiment of the invention. FIG. 9 is a schematic top view of a display device according to an embodiment of the invention. FIG. 10 is a schematic top view of a display device according to an embodiment of the invention. 11A and 11B are schematic top views of a display device according to an embodiment of the invention. 12A and 12B are schematic top views of a display device according to an embodiment of the invention.
20:顯示裝置 20: display device
AA:顯示區 AA: Display area
BA:周邊區 BA: Surrounding area
CL1:第一導線 CL1: First wire
CL2:第二導線 CL2: second wire
CL3:第三導線 CL3: Third wire
CL4:第四導線 CL4: Fourth wire
D1:第一方向 D1: First direction
D2:第二方向 D2: second direction
GL1~GL9:閘極傳輸線 GL1~GL9: Gate transmission line
H1~H9、O1、O2、O3:開口 H1~H9, O1, O2, O3: opening
L3:長度 L3: length
PX:畫素 PX: pixel
SL1~SL9:掃描線 SL1~SL9: scan line
SP1:紅色子畫素 SP1: Red sub-pixel
SP2:綠色子畫素 SP2: Green sub-pixel
SP3:藍色子畫素 SP3: Blue sub-pixel
Claims (21)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010469766.XA CN111708233B (en) | 2019-08-20 | 2020-05-28 | Display device |
US16/941,492 US11515339B2 (en) | 2019-08-20 | 2020-07-28 | Display device |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201962889181P | 2019-08-20 | 2019-08-20 | |
US62/889,181 | 2019-08-20 | ||
US201962901837P | 2019-09-18 | 2019-09-18 | |
US62/901,837 | 2019-09-18 |
Publications (2)
Publication Number | Publication Date |
---|---|
TWI719838B true TWI719838B (en) | 2021-02-21 |
TW202109486A TW202109486A (en) | 2021-03-01 |
Family
ID=74132076
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW109105173A TWI719838B (en) | 2019-08-20 | 2020-02-18 | Display device |
TW109118552A TWI766291B (en) | 2019-08-20 | 2020-06-03 | Display apparatus |
TW109125360A TWI740585B (en) | 2019-08-20 | 2020-07-28 | Pixel array substrate |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW109118552A TWI766291B (en) | 2019-08-20 | 2020-06-03 | Display apparatus |
TW109125360A TWI740585B (en) | 2019-08-20 | 2020-07-28 | Pixel array substrate |
Country Status (5)
Country | Link |
---|---|
KR (2) | KR102445011B1 (en) |
CN (2) | CN212365390U (en) |
DE (2) | DE112020003936B4 (en) |
TW (3) | TWI719838B (en) |
WO (2) | WO2021031837A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI767701B (en) * | 2021-05-13 | 2022-06-11 | 友達光電股份有限公司 | Circuit substrate and verification method |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103852944A (en) * | 2012-11-30 | 2014-06-11 | 乐金显示有限公司 | Liquid crystal display and method for manufacturing the same |
US20140168553A1 (en) * | 2012-12-13 | 2014-06-19 | Lg Display Co., Ltd. | Liquid crystal display device |
CN105425490A (en) * | 2016-01-04 | 2016-03-23 | 京东方科技集团股份有限公司 | Array substrate and display device |
CN105788502A (en) * | 2015-01-13 | 2016-07-20 | 三星显示有限公司 | Display apparatus and method of driving display panel using the same |
CN106200176A (en) * | 2016-08-25 | 2016-12-07 | 深圳市华星光电技术有限公司 | Display floater and display |
Family Cites Families (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11305681A (en) * | 1998-04-17 | 1999-11-05 | Casio Comput Co Ltd | Display device |
JP4472116B2 (en) * | 2000-05-19 | 2010-06-02 | Nec液晶テクノロジー株式会社 | Active matrix liquid crystal display device |
TW469496B (en) * | 2001-01-19 | 2001-12-21 | Hannstar Display Corp | Electrode arrangement structure of In-Plane switching mode LCD |
KR20080008562A (en) * | 2006-07-20 | 2008-01-24 | 삼성전자주식회사 | Method of manufacturing thin film transistor substrate, thin film transistor substrate and display device having the same |
CN101201469B (en) * | 2006-12-13 | 2010-11-24 | 群康科技(深圳)有限公司 | Liquid crystal display board and repairing method thereof |
TWI374324B (en) * | 2007-12-17 | 2012-10-11 | Au Optronics Corp | Active device array substrate and driving method thereof |
CN201289561Y (en) * | 2008-11-17 | 2009-08-12 | 上海广电光电子有限公司 | Liquid crystal display device |
CN102081246A (en) * | 2009-12-01 | 2011-06-01 | 群康科技(深圳)有限公司 | Liquid crystal display panel and liquid crystal display device |
JP5482393B2 (en) * | 2010-04-08 | 2014-05-07 | ソニー株式会社 | Display device, display device layout method, and electronic apparatus |
KR101739801B1 (en) * | 2010-05-28 | 2017-05-26 | 삼성디스플레이 주식회사 | Liquid Crystal Display Device and Manufacturing Method of the same |
CN102403320B (en) * | 2010-09-16 | 2015-05-20 | 上海天马微电子有限公司 | Array substrate, manufacturing method thereof and liquid crystal display panel |
KR101717076B1 (en) * | 2010-11-20 | 2017-03-17 | 엘지디스플레이 주식회사 | Narrow bezel type array substrate and liquid crystal display device using the same |
KR101842537B1 (en) * | 2010-11-25 | 2018-03-28 | 삼성디스플레이 주식회사 | A liquid crystal display apparatus and an array substrate thereof |
CN102540585B (en) * | 2010-12-09 | 2014-12-24 | 群创光电股份有限公司 | Liquid crystal panel and liquid crystal display device using same |
TWM432061U (en) | 2012-01-05 | 2012-06-21 | Chunghwa Picture Tubes Ltd | Pixel array substrate |
KR101991674B1 (en) * | 2012-08-10 | 2019-06-25 | 엘지디스플레이 주식회사 | Liquid crystal display device |
US9646559B2 (en) * | 2012-08-10 | 2017-05-09 | Lg Display Co., Ltd. | Liquid crystal display device |
KR101991675B1 (en) * | 2012-08-10 | 2019-06-25 | 엘지디스플레이 주식회사 | Liquid crystal display device |
KR101906248B1 (en) * | 2012-12-13 | 2018-10-11 | 엘지디스플레이 주식회사 | Liquid crystal display device |
KR102007831B1 (en) * | 2012-12-14 | 2019-08-06 | 엘지디스플레이 주식회사 | Narrow bezel type array substrate for liquid crystal display device |
KR102059785B1 (en) * | 2013-04-30 | 2019-12-27 | 엘지디스플레이 주식회사 | Narrow bezel type array substrate for liquid crystal display device |
KR102081598B1 (en) * | 2013-05-31 | 2020-02-26 | 엘지디스플레이 주식회사 | Array substrate for narrow bezel type liquid crystal display device and method of fabricating the same |
KR102016568B1 (en) * | 2013-06-27 | 2019-08-30 | 엘지디스플레이 주식회사 | Display device having narrow bezel and fabricating method thereof |
KR102049738B1 (en) * | 2013-09-11 | 2019-11-28 | 엘지디스플레이 주식회사 | Liquid Crystal Display Device And Method Of Driving The Same |
KR102052741B1 (en) * | 2013-09-23 | 2019-12-06 | 엘지디스플레이 주식회사 | Liquid crystal display device |
CN103744239A (en) * | 2013-12-26 | 2014-04-23 | 深圳市华星光电技术有限公司 | Embedded type touch control array substrate structure |
KR102164308B1 (en) * | 2013-12-30 | 2020-10-12 | 엘지디스플레이 주식회사 | Thin film transistor substrate and Liquid Crystal Display Device using the same |
US9990904B2 (en) | 2014-01-23 | 2018-06-05 | E Ink Holdings Inc. | Pixel array suitable for slim border designs |
TWI533269B (en) * | 2014-01-28 | 2016-05-11 | 元太科技工業股份有限公司 | Pixel array |
CN104505391B (en) * | 2014-12-23 | 2017-06-27 | 上海天马微电子有限公司 | Array substrate, manufacturing method thereof and display panel |
TWI550320B (en) * | 2014-12-31 | 2016-09-21 | 友達光電股份有限公司 | Pixel structure |
CN104701302A (en) * | 2015-03-18 | 2015-06-10 | 合肥京东方光电科技有限公司 | Array substrate and manufacture method thereof and display device |
CN105870105B (en) * | 2016-04-07 | 2018-09-04 | 京东方科技集团股份有限公司 | Array substrate and preparation method thereof, display panel and display device |
CN106504689B (en) * | 2016-11-08 | 2020-02-11 | 深圳市华星光电技术有限公司 | Display driving circuit and display panel |
CN107219702A (en) | 2017-07-20 | 2017-09-29 | 深圳市华星光电技术有限公司 | A kind of array base palte and its manufacture method, liquid crystal display device |
CN109387965A (en) * | 2017-08-03 | 2019-02-26 | 中华映管股份有限公司 | Image element array substrates |
TWI706554B (en) * | 2017-12-13 | 2020-10-01 | 友達光電股份有限公司 | Pixel array substrate and manufacturing method thereof |
KR102555144B1 (en) * | 2017-12-29 | 2023-07-12 | 엘지디스플레이 주식회사 | Display apparatus |
CN208570607U (en) * | 2018-09-06 | 2019-03-01 | 京东方科技集团股份有限公司 | A kind of wire structures, array substrate and display device |
CN109521613A (en) * | 2018-12-24 | 2019-03-26 | 上海天马微电子有限公司 | Array substrate, manufacturing method thereof, display panel and display device |
-
2020
- 2020-02-18 TW TW109105173A patent/TWI719838B/en active
- 2020-06-03 TW TW109118552A patent/TWI766291B/en active
- 2020-07-28 TW TW109125360A patent/TWI740585B/en active
- 2020-08-03 CN CN202021582105.XU patent/CN212365390U/en not_active Expired - Fee Related
- 2020-08-03 CN CN202010768982.4A patent/CN112419884B/en active Active
- 2020-08-03 KR KR1020217007306A patent/KR102445011B1/en active IP Right Grant
- 2020-08-03 DE DE112020003936.6T patent/DE112020003936B4/en active Active
- 2020-08-03 WO PCT/CN2020/106659 patent/WO2021031837A1/en active Application Filing
- 2020-08-05 KR KR1020217004764A patent/KR102524242B1/en active IP Right Grant
- 2020-08-05 DE DE112020003922.6T patent/DE112020003922T5/en active Pending
- 2020-08-05 WO PCT/CN2020/107166 patent/WO2021031857A1/en active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103852944A (en) * | 2012-11-30 | 2014-06-11 | 乐金显示有限公司 | Liquid crystal display and method for manufacturing the same |
US20140168553A1 (en) * | 2012-12-13 | 2014-06-19 | Lg Display Co., Ltd. | Liquid crystal display device |
CN105788502A (en) * | 2015-01-13 | 2016-07-20 | 三星显示有限公司 | Display apparatus and method of driving display panel using the same |
CN105425490A (en) * | 2016-01-04 | 2016-03-23 | 京东方科技集团股份有限公司 | Array substrate and display device |
CN106200176A (en) * | 2016-08-25 | 2016-12-07 | 深圳市华星光电技术有限公司 | Display floater and display |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI767701B (en) * | 2021-05-13 | 2022-06-11 | 友達光電股份有限公司 | Circuit substrate and verification method |
Also Published As
Publication number | Publication date |
---|---|
DE112020003936B4 (en) | 2023-09-28 |
CN212365390U (en) | 2021-01-15 |
CN112419884A (en) | 2021-02-26 |
DE112020003922T5 (en) | 2022-05-12 |
WO2021031857A1 (en) | 2021-02-25 |
CN112419884B (en) | 2023-02-24 |
KR20210035839A (en) | 2021-04-01 |
KR20210038677A (en) | 2021-04-07 |
KR102445011B1 (en) | 2022-09-19 |
KR102524242B1 (en) | 2023-04-20 |
DE112020003936T5 (en) | 2022-06-09 |
TWI766291B (en) | 2022-06-01 |
TW202109486A (en) | 2021-03-01 |
WO2021031837A1 (en) | 2021-02-25 |
TW202109489A (en) | 2021-03-01 |
TW202109155A (en) | 2021-03-01 |
TWI740585B (en) | 2021-09-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI662537B (en) | Display panel and method for providing display data to display panel | |
US10156925B2 (en) | Array substrate, method for fabricating the same, and display apparatus | |
JP6324499B2 (en) | Active matrix substrate and display device | |
CN105741735A (en) | Data Control Circuit And Flat Panel Display Device Including The Same | |
CN104699355A (en) | Self-contained touch display panel, array substrate thereof and touch device | |
CN103309081A (en) | Array substrate and manufacturing method thereof and display device | |
CN110322845B (en) | Gate drive circuit and display panel | |
CN102364390B (en) | Liquid crystal display (LCD) panel and method for forming same | |
CN105549287A (en) | Pixel structure and display panel | |
CN105372894A (en) | Array substrate and liquid crystal display device | |
CN105278189A (en) | Pixel array of liquid crystal display | |
CN105158998A (en) | Liquid crystal display device and display panel thereof | |
CN104965361A (en) | Display panel | |
KR102676673B1 (en) | Display panel and display device including same | |
CN106094272A (en) | A kind of display base plate, its manufacture method and display device | |
CN110427874B (en) | Display panel and display device | |
US20170322466A1 (en) | Array Substrate, Liquid Crystal Display Panel, and Liquid Crystal Display | |
CN113724604B (en) | Display substrate and electronic equipment | |
CN109637352A (en) | Display panel and display device | |
TWI738389B (en) | Pixel array substrate | |
CN103984143A (en) | Display panel | |
TWI719838B (en) | Display device | |
CN216595827U (en) | Display substrate and display device | |
CN111708233B (en) | Display device | |
KR20200014900A (en) | Liquid Crystal Display Panels & Devices |