TWI713274B - A inspection method for electric characteristics and a method for manufacturing semiconductor device - Google Patents

A inspection method for electric characteristics and a method for manufacturing semiconductor device Download PDF

Info

Publication number
TWI713274B
TWI713274B TW106110315A TW106110315A TWI713274B TW I713274 B TWI713274 B TW I713274B TW 106110315 A TW106110315 A TW 106110315A TW 106110315 A TW106110315 A TW 106110315A TW I713274 B TWI713274 B TW I713274B
Authority
TW
Taiwan
Prior art keywords
semiconductor device
electrode
adhesive film
conductive adhesive
anisotropic conductive
Prior art date
Application number
TW106110315A
Other languages
Chinese (zh)
Other versions
TW201803236A (en
Inventor
本庄慶司
大和田保
樋口靖幸
金子純一
Original Assignee
日商迪睿合股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日商迪睿合股份有限公司 filed Critical 日商迪睿合股份有限公司
Publication of TW201803236A publication Critical patent/TW201803236A/en
Application granted granted Critical
Publication of TWI713274B publication Critical patent/TWI713274B/en

Links

Images

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2886Features relating to contacting the IC under test, e.g. probe heads; chucks
    • G01R31/2887Features relating to contacting the IC under test, e.g. probe heads; chucks involving moving the probe head or the IC under test; docking stations
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/06Measuring leads; Measuring probes
    • G01R1/067Measuring probes
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/04Housings; Supporting members; Arrangements of terminals
    • G01R1/0408Test fixtures or contact fields; Connectors or connecting adaptors; Test clips; Test sockets
    • G01R1/0433Sockets for IC's or transistors
    • G01R1/0483Sockets for un-leaded IC's having matrix type contact fields, e.g. BGA or PGA devices; Sockets for unpackaged, naked chips
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/04Housings; Supporting members; Arrangements of terminals
    • G01R1/0408Test fixtures or contact fields; Connectors or connecting adaptors; Test clips; Test sockets
    • G01R1/0491Test fixtures or contact fields; Connectors or connecting adaptors; Test clips; Test sockets for testing integrated circuits on wafers, e.g. wafer-level test cartridge
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/06Measuring leads; Measuring probes
    • G01R1/067Measuring probes
    • G01R1/073Multiple probes
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/06Measuring leads; Measuring probes
    • G01R1/067Measuring probes
    • G01R1/073Multiple probes
    • G01R1/07307Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card
    • G01R1/0735Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card arranged on a flexible frame or film
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R3/00Apparatus or processes specially adapted for the manufacture or maintenance of measuring instruments, e.g. of probe tips
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26Testing of individual semiconductor devices
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2855Environmental, reliability or burn-in testing
    • G01R31/286External aspects, e.g. related to chambers, contacting devices or handlers
    • G01R31/2868Complete testing stations; systems; procedures; software aspects

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Engineering & Computer Science (AREA)
  • Environmental & Geological Engineering (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Measuring Leads Or Probes (AREA)
  • Connecting Device With Holders (AREA)

Abstract

本發明提供一種即便於半導體裝置之電極不凸出的情況下,亦能檢查半導體裝置之電氣特性的電氣特性之檢查方法。該電氣特性之檢查方法具有:貼附步驟(A),其係於半導體裝置之電極貼附含有導電性粒子之異方性導電膠膜;及檢查步驟(B),其係隔著異方性導電膠膜使探針按壓於半導體裝置之電極,以檢查半導體裝置之電氣特性。檢查步驟(B)中,半導體裝置之銲墊電極(13a)與探針(30)透過異方性導電膠膜(20)之導電性粒子(20a)而連接。 The present invention provides an electrical characteristic inspection method that can inspect the electrical characteristics of the semiconductor device even when the electrode of the semiconductor device does not protrude. The method for inspecting electrical characteristics has: an attaching step (A), which is to attach an anisotropic conductive adhesive film containing conductive particles to an electrode of a semiconductor device; and an inspection step (B), which is an anisotropy The conductive adhesive film presses the probe against the electrode of the semiconductor device to check the electrical characteristics of the semiconductor device. In the inspection step (B), the pad electrode (13a) of the semiconductor device and the probe (30) are connected through the conductive particles (20a) of the anisotropic conductive adhesive film (20).

Description

電氣特性之檢查方法、及半導體裝置之製造方法 Method for inspecting electrical characteristics and method for manufacturing semiconductor device

本技術係關於一種形成於晶圓、晶片等上之半導體裝置的電氣特性之檢查方法。本申請案係以2016年4月12日於日本申請之日本專利申請號特願2016-079852為基礎且主張其優先權,該申請案係以參照之方式沿用於本申請案。 This technology relates to a method for inspecting the electrical characteristics of semiconductor devices formed on wafers, chips, etc. This application is based on Japanese Patent Application No. 2016-079852 filed in Japan on April 12, 2016 and claims its priority, and this application is applied to this application by reference.

以往,晶圓級、晶片級之半導體裝置之電氣特性評估係使探針直接接觸銲墊或凸塊而實施(例如,參照專利文獻1)。根據該方法,雖可進行封裝前或三次元安裝前之檢查,但因使探針直接接觸電極等,有導致電極等受損之情形;檢查合格品於安裝後,有因檢查引起之受損而產生不合格品之情形。 Conventionally, the electrical characteristics evaluation of semiconductor devices at the wafer level and the wafer level is performed by directly contacting the probes with the pads or bumps (for example, refer to Patent Document 1). According to this method, although the inspection before packaging or before the three-dimensional installation can be performed, the electrodes may be damaged due to direct contact with the probes, etc.; after the inspection, the qualified products may be damaged due to the inspection after installation. And the situation of substandard products.

對此,已知於QFP(Quad Flat Package,四面扁平封裝)、BGA(Ball grid array,球柵矩陣)等封裝設備之電氣特性評估中,於封裝之焊料銲點凸塊或引線接腳與檢查電路基板之間,使用具有規則地嵌入於聚矽氧橡膠中之鍍金金屬細線之異向導電性彈性體連接器(例如,參照專利文獻2)。 In this regard, it is known in QFP (Quad Flat Package), BGA (Ball grid array, ball grid array) and other packaging equipment to evaluate the electrical characteristics of the package solder bumps or lead pins and check Between circuit boards, an anisotropic conductive elastomer connector with gold-plated metal wires regularly embedded in silicone rubber is used (for example, refer to Patent Document 2).

專利文獻1:日本專利特開2009-042008號公報 Patent Document 1: Japanese Patent Laid-Open No. 2009-042008

專利文獻2:日本專利特開平08-055648號公報 Patent Document 2: Japanese Patent Laid-Open No. 08-055648

然而,於專利文獻2所記載之彈性體連接器,例如於如絕緣層形成開口般銲墊般電極不凸出的情況下,將難以與半導體裝置連接,從而難以進行半導體裝置之電氣特性的檢查。 However, in the elastomer connector described in Patent Document 2, for example, when the electrode does not protrude like a pad like an opening in an insulating layer, it is difficult to connect to a semiconductor device, and it is difficult to inspect the electrical characteristics of the semiconductor device. .

為了解決上述問題,本技術提供一種即便於半導體裝置之電極不凸出的情況下,亦能進行半導體裝置之電氣特性之檢查的電氣特性之檢查方法。 In order to solve the above-mentioned problems, the present technology provides an electrical characteristic inspection method that can inspect the electrical characteristics of the semiconductor device even when the electrode of the semiconductor device does not protrude.

本技術之發明者們,經過細心研究後發現,藉由使用含有導電性粒子之異方性導電膠膜作為連接器,即便於半導體裝置之電極不凸出的情況下,亦能進行半導體裝置之電氣特性之檢查。 After careful research, the inventors of this technology found that by using anisotropic conductive adhesive film containing conductive particles as a connector, even if the electrode of the semiconductor device does not protrude, the semiconductor device can be used. Inspection of electrical characteristics.

即,本技術之電氣特性之檢查方法具有:貼附步驟,其係於半導體裝置之電極貼附含有導電性粒子之異方性導電膠膜;及檢查步驟,其係隔著上述異方性導電膠膜使探針按壓於上述半導體裝置之電極,以檢查半導體裝置之電氣特性。 That is, the method for inspecting electrical characteristics of the present technology includes: an attaching step, which is to attach an anisotropic conductive adhesive film containing conductive particles to an electrode of a semiconductor device; and an inspection step, which is an anisotropic conductive film containing conductive particles. The glue film presses the probe against the electrode of the semiconductor device to check the electrical characteristics of the semiconductor device.

而且,本技術之半導體裝置之製造方法具有:積體電路形成步驟,其係於晶圓形成半導體裝置;第1檢查步驟,其係檢查上述半導體裝置之電氣特性;安裝步驟,其係將上述第1檢查步驟中正常的半導體裝置之晶片安裝於基板;及第2檢查步驟,其係檢查上述安裝步驟後之半導 體裝置之電氣特性;上述第1檢查步驟或第2檢查步驟中之至少一者中,於半導體裝置之電極貼附含有導電性粒子之異方性導電膠膜,隔著上述異方性導電膠膜,使探針按壓於上述半導體裝置之電極,而檢查電氣特性。 Furthermore, the manufacturing method of the semiconductor device of the present technology includes: an integrated circuit forming step, which is to form a semiconductor device on a wafer; a first inspection step, which is to check the electrical characteristics of the above-mentioned semiconductor device; 1 The chip of the normal semiconductor device in the inspection step is mounted on the substrate; and the second inspection step is to inspect the semiconductor after the above mounting step Electrical characteristics of the body device; in at least one of the first inspection step or the second inspection step, an anisotropic conductive adhesive film containing conductive particles is attached to the electrode of the semiconductor device, and the anisotropic conductive adhesive is interposed Film, the probe is pressed against the electrode of the above-mentioned semiconductor device to check the electrical characteristics.

根據本技術,因為隔著含有導電性粒子之異方性導電膠膜而使探針按壓於半導體裝置之電極,故即便於半導體裝置之電極不凸出的情況下,亦能進行電氣特性檢查。 According to the present technology, since the probe is pressed against the electrode of the semiconductor device through the anisotropic conductive adhesive film containing conductive particles, electrical characteristics inspection can be performed even when the electrode of the semiconductor device does not protrude.

11:晶圓 11: Wafer

11a:貫通電極 11a: Through electrode

12:第1配線層 12: The first wiring layer

13:第2配線層 13: 2nd wiring layer

13a:銲墊電極 13a: Pad electrode

14:支承基板 14: Support substrate

20、21、22:異方性導電膠膜 20, 21, 22: Anisotropic conductive adhesive film

20a:導電性粒子 20a: conductive particles

30、31、32:探針 30, 31, 32: Probe

51:晶圓 51: Wafer

51a:貫通電極 51a: Through electrode

52:第1配線層 52: The first wiring layer

53:第2配線層 53: 2nd wiring layer

53a:凸塊電極 53a: bump electrode

53b:銲墊電極 53b: Pad electrode

54:支承基板 54: Support substrate

61:中介層基板 61: Interposer substrate

62a、62b、62c:熱固性接著劑 62a, 62b, 62c: thermosetting adhesive

圖1係示意性地表示於形成在晶圓上的半導體裝置之電極貼附異方性導電膠膜的貼附步驟的剖視圖。 FIG. 1 is a cross-sectional view schematically showing a step of attaching an anisotropic conductive adhesive film to an electrode of a semiconductor device formed on a wafer.

圖2係示意性地表示隔著異方性導電膠膜使探針按壓於半導體裝置之電極的檢查步驟的剖視圖。 2 is a cross-sectional view schematically showing an inspection step of pressing a probe against an electrode of a semiconductor device through an anisotropic conductive adhesive film.

圖3係示意性地表示隔著異方性導電膠膜使探針按壓於半導體裝置之電極的檢查步驟之變形例的剖視圖。 3 is a cross-sectional view schematically showing a modified example of the inspection procedure of pressing the probe against the electrode of the semiconductor device via the anisotropic conductive adhesive film.

圖4係示意性地表示半導體裝置之製造方法之一形態的剖視圖。 FIG. 4 is a cross-sectional view schematically showing an aspect of a method of manufacturing a semiconductor device.

以下,對於本技術之實施形態,按照下述順序進行詳細說明。 Hereinafter, embodiments of the present technology will be described in detail in the following order.

1.電氣特性之檢查方法 1. Inspection method of electrical characteristics

2.半導體裝置之製造方法 2. Manufacturing method of semiconductor device

<1.電氣特性之檢查方法> <1. Inspection method of electrical characteristics>

應用本技術的電氣特性之檢查方法具有:貼附步驟(A),其係於半導 體裝置之電極貼附含有導電性粒子之異方性導電膠膜;及檢查步驟(B),其係隔著異方性導電膠膜使探針按壓於半導體裝置之電極,而檢查半導體裝置之電氣特性。藉此,由於半導體裝置之電極與探針透過異方性導電膠膜之導電性粒子而連接,故能檢查半導體裝置之電氣特性。 The electrical characteristics inspection method using this technology includes: attaching step (A), which is based on the semiconductor The electrode of the body device is attached to the anisotropic conductive adhesive film containing conductive particles; and the inspection step (B) is to press the probe against the electrode of the semiconductor device through the anisotropic conductive adhesive film to inspect the semiconductor device Electrical characteristics. Thereby, since the electrode and the probe of the semiconductor device are connected through the conductive particles of the anisotropic conductive adhesive film, the electrical characteristics of the semiconductor device can be inspected.

半導體裝置可為形成於晶圓上之晶圓級、單片化之晶片級、封裝後之封裝級中之任一種。以下,針對貫通電極貫穿於晶圓之厚度方向而形成之半導體裝置的晶圓級之電氣特性之檢查方法,說明貼附步驟(A)、檢查步驟(B)及於檢查步驟(B)後自半導體裝置剝離異方性導電膠膜的剝離步驟(C)。 The semiconductor device can be any of a wafer level formed on a wafer, a singulated wafer level, and a package level after packaging. Hereinafter, the method for inspecting the electrical characteristics of the semiconductor device at the wafer level in which the through electrode penetrates through the thickness direction of the wafer will be described in the attaching step (A), the inspection step (B), and the inspection step (B). The semiconductor device peels off the anisotropic conductive adhesive film (C).

[貼附步驟(A)] [Attaching step (A)]

圖1係示意性地表示於形成在晶圓上之半導體裝置之電極貼附異方性導電膠膜的貼附步驟的剖視圖。如圖1所示,貼附步驟(A)中,於半導體裝置之電極,貼附含有導電性粒子20a之異方性導電膠膜20。 FIG. 1 is a cross-sectional view schematically showing a step of attaching an anisotropic conductive adhesive film to an electrode of a semiconductor device formed on a wafer. As shown in FIG. 1, in the attaching step (A), an anisotropic conductive adhesive film 20 containing conductive particles 20a is attached to the electrode of the semiconductor device.

作為示例表示之半導體裝置,例如,具備:具有貫通電極11a之晶圓11、形成有積體電路之第1配線層12、及具有銲墊電極13a之第2配線層13。而且,於半導體裝置之第1配線層12側,具備支承基板14作為使晶圓11薄膜化時之支撐材。 The semiconductor device shown as an example includes, for example, a wafer 11 having a through electrode 11a, a first wiring layer 12 where an integrated circuit is formed, and a second wiring layer 13 having a pad electrode 13a. Furthermore, on the side of the first wiring layer 12 of the semiconductor device, a support substrate 14 is provided as a support material when the wafer 11 is thinned.

晶圓11例如為矽基板,具有貫穿於基板厚度方向之貫通電極11a。貫通電極11a亦稱為TSV(矽通孔),一端電性連接於積體電路,將積體電路之端子引出至第2面側。 The wafer 11 is, for example, a silicon substrate, and has a through electrode 11a penetrating through the thickness direction of the substrate. The through electrode 11a is also called TSV (Through Silicon Via), one end is electrically connected to the integrated circuit, and the terminal of the integrated circuit is led out to the second surface side.

第1配線層12形成於晶圓11之第1面(所謂表面)側,且具有連接於貫通電極11a之一端的積體電路。積體電路係於晶圓11上聚積 例如具有電晶體、阻抗(電阻)、電容器等之功能的元件而成者。 The first wiring layer 12 is formed on the first surface (so-called surface) side of the wafer 11, and has an integrated circuit connected to one end of the through electrode 11a. Integrated circuit is accumulated on wafer 11 For example, it is made of elements with functions such as transistors, impedances (resistors), and capacitors.

第2配線層13形成於晶圓11之第2面(所謂背面)側,且具有與貫通電極11a之另一端電性連接的銲墊電極13a。銲墊電極13a由於絕緣膜之開口而較第2配線層13之表面更靠內部側。 The second wiring layer 13 is formed on the second surface (so-called back surface) side of the wafer 11, and has a pad electrode 13a electrically connected to the other end of the through electrode 11a. The pad electrode 13a is closer to the inner side than the surface of the second wiring layer 13 due to the opening of the insulating film.

異方性導電膠膜20係於黏合劑中分散有導電性粒子20a而成者。作為黏合劑,並無特別限定,於後述之檢查步驟(B)中,可使用藉由探針之按壓而適當流動的樹脂。此種黏合劑,可列舉例如環氧樹脂系、丙烯酸樹脂系、聚矽氧橡膠系等。再者,為了便於說明,圖1所示之異方性導電膠膜20係設為含有導電性粒子20a之單層,但並不限於此,例如,亦可層疊含有導電性粒子20a之層,使導電性粒子沿縱方向排列。而且,由於異方性導電膠膜20並非用於接著,故可不調配固化劑,但為了於後述之檢查步驟(B)中獲得異方性導電膠膜之適當的黏度、或於後述之剝離步驟(C)中方便剝離異方性導電膠膜,亦可調配固化劑。 The anisotropic conductive adhesive film 20 is formed by dispersing conductive particles 20a in an adhesive. The adhesive is not particularly limited, and in the inspection step (B) described later, a resin that flows appropriately by the pressing of the probe can be used. Examples of such adhesives include epoxy resins, acrylic resins, and silicone rubber systems. Furthermore, for convenience of description, the anisotropic conductive adhesive film 20 shown in FIG. 1 is a single layer containing conductive particles 20a, but it is not limited to this. For example, a layer containing conductive particles 20a may be laminated. The conductive particles are arranged in the vertical direction. Moreover, since the anisotropic conductive adhesive film 20 is not used for bonding, no curing agent is required, but in order to obtain an appropriate viscosity of the anisotropic conductive adhesive film in the inspection step (B) described later, or in the peeling step described later (C) It is convenient to peel off anisotropic conductive adhesive film, and curing agent can also be formulated.

而且,異方性導電膠膜20之厚度,自探針對導電性粒子20a之捕捉性之觀點出發,係以導電性粒子20a之平均粒徑之50~1000%為佳,80~500%尤佳,90~200%甚佳。因為異方性導電膠膜20並非用於接著,故導電性粒子20a亦可露出。 Moreover, the thickness of the anisotropic conductive adhesive film 20, from the viewpoint of the probe’s ability to capture the conductive particles 20a, is preferably 50~1000% of the average particle diameter of the conductive particles 20a, and 80~500% is particularly preferred. , 90~200% is very good. Since the anisotropic conductive adhesive film 20 is not used for bonding, the conductive particles 20a may be exposed.

作為導電性粒子20a,可使用異方性導電膠膜中使用之導電性粒子。此種導電性粒子中,以使用樹脂粒子之表面形成有導電層者為佳。作為樹脂粒子,可使用例如環氧樹脂、酚樹脂、丙烯酸樹脂、丙烯腈苯乙烯(AS)樹脂、苯代三聚氰胺樹脂、二乙烯苯系樹脂、苯乙烯系樹脂等之粒子。藉此,探針按壓時導電性粒子20a受壓縮,故能抑制銲墊電極13a受 損。 As the conductive particles 20a, the conductive particles used in the anisotropic conductive adhesive film can be used. Among such conductive particles, it is preferable to use a resin particle with a conductive layer formed on the surface. As the resin particles, for example, particles of epoxy resin, phenol resin, acrylic resin, acrylonitrile styrene (AS) resin, benzo melamine resin, divinylbenzene resin, styrene resin, etc. can be used. Thereby, the conductive particles 20a are compressed when the probe is pressed, so that the pad electrode 13a can be suppressed damage.

導電性粒子20a之平均粒徑通常為1~30μm,尤佳為2~20μm,甚佳為2.5~15μm,且較電極之寬度小為佳。藉此,能提高探針與電極之間的導電性粒子之捕捉性。 The average particle diameter of the conductive particles 20a is usually 1-30 μm, particularly preferably 2-20 μm, and even more preferably 2.5-15 μm, and it is better to be smaller than the width of the electrode. Thereby, it is possible to improve the capturing properties of the conductive particles between the probe and the electrode.

關於導電性粒子20a之黏合劑中之平均粒子密度,自連接性之觀點出發,較佳為100~100000個/mm2,尤佳為500~80000個/mm2。於俯視膜時,導電性粒子20a可分別獨立,且可任意地配置存在。於將導電性粒子20a以既定之位置關係配置時,可根據電極之尺寸或布置而設定個數密度或導電性粒子間距離等。藉此,亦能夠對應今後所看好之40μm間距左右的電極。 Regarding the average particle density in the binder of the conductive particles 20a, from the viewpoint of connectivity, it is preferably 100 to 100,000 particles/mm 2 , and particularly preferably 500 to 80,000 particles/mm 2 . In the plan view of the film, the conductive particles 20a may be independent of each other, and may be arbitrarily arranged. When the conductive particles 20a are arranged in a predetermined positional relationship, the number density or the distance between the conductive particles can be set according to the size or arrangement of the electrodes. In this way, it can also correspond to electrodes with a pitch of about 40 μm that are expected in the future.

[檢查步驟(B)] [Check Step (B)]

圖2係示意性地表示隔著異方性導電膠膜使探針按壓於半導體裝置之電極的檢查步驟的剖視圖。如圖2所示,檢查步驟(B)中,隔著異方性導電膠膜20使探針30按壓於半導體裝置之電極而檢查半導體裝置之電氣特性。藉此,由於探針30並不直接接觸半導體裝置之電極,故能抑制電極等受損。 2 is a cross-sectional view schematically showing an inspection step of pressing a probe against an electrode of a semiconductor device through an anisotropic conductive adhesive film. As shown in FIG. 2, in the inspection step (B), the probe 30 is pressed against the electrode of the semiconductor device via the anisotropic conductive adhesive film 20 to inspect the electrical characteristics of the semiconductor device. Thereby, since the probe 30 does not directly contact the electrode of the semiconductor device, damage to the electrode and the like can be suppressed.

探針30係用於檢查電氣特性之探針,如圖2所示,以相對於電極面呈垂直豎立為佳。探針30亦可排列有複數個接腳。關於探針30之頂端形狀,自導電性粒子20a之捕捉之觀點出發,以平面、凹面、鋸齒面等為佳。關於探針30之頂端直徑,只要導電性粒子20a之捕捉性高,則並無特別限定,雖於半導體裝置之電極不凸出的情況下,以小於電極之寬度為佳,但於半導體裝置之電極凸出的情況下,在鄰接電極不會短路之範圍 內亦可大於電極之寬度。 The probe 30 is a probe used to check electrical characteristics. As shown in FIG. 2, it is better to stand vertically with respect to the electrode surface. The probe 30 can also be arranged with a plurality of pins. Regarding the tip shape of the probe 30, from the viewpoint of capturing the conductive particles 20a, a flat surface, a concave surface, a serrated surface, or the like is preferable. The diameter of the tip of the probe 30 is not particularly limited as long as the conductive particles 20a have high trapping properties. Although the electrode of the semiconductor device does not protrude, it is better to be smaller than the width of the electrode, but for semiconductor devices When the electrode is protruding, the adjacent electrode will not be short-circuited The inside can also be larger than the width of the electrode.

電氣特性之檢查係藉由測定例如電晶體、阻抗(電阻)、電容器等之特性而進行。 The inspection of electrical characteristics is carried out by measuring characteristics such as transistors, impedance (resistance), capacitors, etc.

[剝離步驟(C)] [Peeling step (C)]

剝離步驟(C)中,自半導體裝置剝離異方性導電膠膜20。剝離方法並無特別限定,亦可於使異方性導電膠膜20固化後再剝離。而且,亦可於剝離異方性導電膠膜20後洗淨晶圓。 In the peeling step (C), the anisotropic conductive adhesive film 20 is peeled from the semiconductor device. The peeling method is not particularly limited, and it may be peeled after curing the anisotropic conductive adhesive film 20. Moreover, the wafer may be cleaned after peeling off the anisotropic conductive adhesive film 20.

再者,於未使異方性導電膠膜20完全固化時,可再利用異方性導電膠膜20。而且,當探針之按壓所致的導電性粒子之移動較小時,能於膜面內之同一區域使用複數次。 Furthermore, when the anisotropic conductive adhesive film 20 is not completely cured, the anisotropic conductive adhesive film 20 can be reused. In addition, when the movement of the conductive particles caused by the pressing of the probe is small, it can be used multiple times in the same area on the film surface.

[變形例] [Modifications]

上述之電氣特性之檢查方法中,係於形成有半導體裝置之晶圓之單面貼附異方性導電膠膜,但亦可於晶圓之雙面貼附異方性導電膠膜。即,上述之貼附步驟中,亦可於半導體裝置之第1面之電極貼附含有導電性粒子之第1異方性導電膠膜,且於半導體裝置之第2面之電極貼附含有導電性粒子之第2異方性導電膠膜,於上述之檢查步驟中,亦可隔著第1異方性導電膠膜使第1探針按壓於半導體裝置之第1面之電極,且隔著第2異方性導電膠膜使第2探針按壓於半導體裝置之第2面之電極。 In the above-mentioned inspection method of electrical characteristics, an anisotropic conductive adhesive film is attached to one side of a wafer on which a semiconductor device is formed, but an anisotropic conductive adhesive film can also be attached to both sides of the wafer. That is, in the above attaching step, the first anisotropic conductive adhesive film containing conductive particles may be attached to the electrode on the first side of the semiconductor device, and the electrode on the second side of the semiconductor device may contain conductive For the second anisotropic conductive adhesive film of sexual particles, in the above inspection step, the first probe may be pressed against the electrode on the first side of the semiconductor device through the first anisotropic conductive adhesive film, and The second anisotropic conductive adhesive film presses the second probe against the electrode on the second surface of the semiconductor device.

圖3係示意性地表示隔著異方性導電膠膜使探針按壓於半導體裝置之電極的檢查步驟之變形例的剖視圖。作為變形例表示之半導體裝置,例如具備包含貫通電極15a之晶圓15,且於晶圓15形成有積體電路。貫通電極15a之兩端所連接之電極係自晶圓15凸出,於晶圓15之雙面分別 貼附有含有導電性粒子21a、22a之異方性導電膠膜21、22。作為異方性導電膠膜21、22之貼附方法,可列舉積層(lamination)。 3 is a cross-sectional view schematically showing a modified example of the inspection procedure of pressing the probe against the electrode of the semiconductor device via the anisotropic conductive adhesive film. The semiconductor device shown as a modified example includes, for example, a wafer 15 including a through electrode 15 a, and an integrated circuit is formed on the wafer 15. The electrodes connected to both ends of the through electrode 15a protrude from the wafer 15 and are respectively located on both sides of the wafer 15 Anisotropic conductive adhesive films 21, 22 containing conductive particles 21a, 22a are attached. As a method of attaching the anisotropic conductive adhesive films 21 and 22, lamination can be cited.

於檢查電氣特性時,以使探針31、32相對向而按壓第1面之電極及第2面之電極為佳。藉此,藉由探針31、32夾住晶圓15,故可提高探針31、32之位置對準精度。 When inspecting electrical characteristics, it is better to make the probes 31 and 32 face each other and press the electrodes on the first surface and the electrodes on the second surface. In this way, the wafer 15 is clamped by the probes 31 and 32, so that the positioning accuracy of the probes 31 and 32 can be improved.

藉由如此將異方性導電膠膜用作連接器,即便為利用TSV技術之三次元安裝封裝等具有雙面端子構造之晶片或晶圓,亦能進行電氣特性之檢查。 By using anisotropic conductive adhesive film as a connector in this way, even a chip or wafer with a double-sided terminal structure such as a three-dimensional mounting package using TSV technology can be inspected for electrical characteristics.

<2.半導體裝置之製造方法> <2. Manufacturing method of semiconductor device>

應用本技術的半導體裝置之製造方法具有:積體電路形成步驟(A1),其係於晶圓形成半導體裝置;第1檢查步驟(B1),其係檢查半導體裝置之電氣特性;安裝步驟(C1),其係將第1檢查步驟(B1)中正常的半導體裝置之晶片安裝於基板;及第2檢查步驟(D1),其係檢查安裝步驟(C1)後之半導體裝置之電氣特性;第1檢查步驟(B1)或第2檢查步驟(D1)中之至少一者中,於半導體裝置之電極貼附含有導電性粒子之異方性導電膠膜,隔著異方性導電膠膜使探針按壓於半導體裝置之電極,檢查電氣特性。 The manufacturing method of a semiconductor device to which this technology is applied includes: an integrated circuit forming step (A1), which is used to form a semiconductor device on a wafer; a first inspection step (B1), which is to check electrical characteristics of the semiconductor device; and a mounting step (C1) ), which is to mount the chip of the normal semiconductor device in the first inspection step (B1) on the substrate; and the second inspection step (D1), which is to inspect the electrical characteristics of the semiconductor device after the mounting step (C1); first In at least one of the inspection step (B1) or the second inspection step (D1), an anisotropic conductive adhesive film containing conductive particles is attached to the electrode of the semiconductor device, and the probe is placed through the anisotropic conductive adhesive film Press on the electrode of the semiconductor device to check the electrical characteristics.

以下,針對將貫穿於晶圓之厚度方向而形成有貫通電極的半導體裝置之晶片三次元安裝於基板的方法,對於積體電路形成步驟(A1)、第1檢查步驟(B1)、於晶圓形成貫通電極之貫通電極形成步驟(B2)、檢查貫通電極之電氣特性之貫通電極檢查步驟(B3)、安裝步驟(C1)、及第2檢查步驟(D1)進行說明。 Hereinafter, regarding the three-dimensional mounting method of a semiconductor device chip with through electrodes formed through the thickness direction of the wafer on a substrate, the integrated circuit formation step (A1), the first inspection step (B1), and the wafer The through electrode forming step (B2) for forming the through electrode, the through electrode inspection step (B3) for inspecting the electrical characteristics of the through electrode, the mounting step (C1), and the second inspection step (D1) will be described.

圖4係示意性地表示應用本技術的半導體裝置之製造方法 之一形態的剖視圖,圖4(A)表示於第1面形成有半導體裝置的晶圓之剖面,圖4(B)表示於第2面形成有連接於貫通電極之電極的晶圓之剖面,圖4(C)表示已單片化之晶片的剖面,圖4(D)表示積層有晶片之3次元安裝體的剖視圖。 Fig. 4 schematically shows a method of manufacturing a semiconductor device to which this technology is applied A cross-sectional view of one form, FIG. 4(A) shows a cross-section of a wafer with semiconductor devices formed on the first surface, and FIG. 4(B) shows a cross-section of a wafer with electrodes connected to through electrodes formed on the second surface, Fig. 4(C) shows a cross-section of a singulated wafer, and Fig. 4(D) shows a cross-sectional view of a three-dimensional mounting body in which the wafers are laminated.

[積體電路形成步驟(A1)] [Integrated Circuit Formation Step (A1)]

如圖4(A)所示,積體電路形成步驟(A1)中,於晶圓51之第1面,形成包含半導體裝置之第1配線層52。 As shown in FIG. 4(A), in the integrated circuit forming step (A1), a first wiring layer 52 including a semiconductor device is formed on the first surface of the wafer 51.

[第1檢查步驟(B1)] [The first inspection step (B1)]

第1檢查步驟(B1)中,進行檢查半導體裝置之電氣特性的晶圓測試(電路測試)。作為第1檢查步驟中之檢查方法,可使用上述之電氣特性之檢查方法。當晶圓測試中為正常時,於晶圓51之第1面貼附作為支撐材之支承基板54,自第2面側使晶圓51之厚度變薄。當晶圓測試中為異常時,廢棄晶圓51。 In the first inspection step (B1), a wafer test (circuit test) for inspecting the electrical characteristics of the semiconductor device is performed. As the inspection method in the first inspection step, the above-mentioned electrical characteristics inspection method can be used. When it is normal in the wafer test, a support substrate 54 as a support material is attached to the first surface of the wafer 51, and the thickness of the wafer 51 is reduced from the second surface side. When the wafer test is abnormal, the wafer 51 is discarded.

[貫通電極形成步驟(B2)] [Through electrode formation step (B2)]

如圖4(B)所示,貫通電極形成步驟(B2)中,於晶圓51形成貫通電極51a。例如,於晶圓51形成深孔,且於其內部披覆薄的絕緣膜,藉由利用導電材料填埋內部形成貫通電極51a。貫通電極51a之第1面側與第1配線層52之積體電路之既定的內部配線接觸,形成電性連接。 As shown in FIG. 4(B), in the through electrode forming step (B2), the through electrode 51a is formed on the wafer 51. For example, a deep hole is formed in the wafer 51, and a thin insulating film is coated inside the wafer 51, and the through electrode 51a is formed by filling the inside with a conductive material. The first surface side of the through electrode 51a is in contact with a predetermined internal wiring of the integrated circuit of the first wiring layer 52 to form an electrical connection.

而且,於貫通電極51a之第2面側形成電極連接配線,形成第2配線層53。本例中,形成與貫通電極51a連接之凸塊電極53a及銲墊電極53b。例如,於第2面側之電極連接配線上形成絕緣膜,塗布光阻,進行曝光及RIE(Reactive Ion Etching,反應式離子蝕刻)加工,於凸塊電極53a 及銲墊電極53b之部位,使絕緣膜5開口,利用迴銲形成凸塊電極53a。 Furthermore, an electrode connection wiring is formed on the second surface side of the through electrode 51a, and a second wiring layer 53 is formed. In this example, the bump electrode 53a and the pad electrode 53b connected to the through electrode 51a are formed. For example, an insulating film is formed on the electrode connection wiring on the second surface side, a photoresist is applied, and exposure and RIE (Reactive Ion Etching) processing are performed on the bump electrode 53a. The insulating film 5 is opened in the area of the pad electrode 53b and the bump electrode 53a is formed by reflow.

[貫通電極檢查步驟(B3)] [Through electrode inspection procedure (B3)]

貫通電極檢查步驟中,於貫通電極貼附含有導電性粒子之異方性導電膠膜,隔著異方性導電膠膜檢查貫通電極之電氣特性。貫通電極測試主要為貫通電極51a之導通測試(開路、短路不良),但亦可通過貫通電極51a進行第1檢查步驟(B1)之電路測試。貫通電極測試中,亦可使用上述之電氣特性之檢查方法。本技術中,由於使用異方性導電膠膜作為連接器,故突起狀之凸塊電極53a、不凸出之銲墊電極53b均能進行電氣特性之檢查。 In the through electrode inspection step, an anisotropic conductive adhesive film containing conductive particles is attached to the through electrode, and the electrical characteristics of the through electrode are inspected through the anisotropic conductive adhesive film. The through electrode test is mainly a continuity test (open circuit, defective short circuit) of the through electrode 51a, but the circuit test of the first inspection step (B1) can also be performed through the through electrode 51a. In the penetration electrode test, the above-mentioned electrical characteristics inspection method can also be used. In this technology, since an anisotropic conductive adhesive film is used as a connector, both the bump electrode 53a in the shape of a protrusion and the pad electrode 53b that is not protruding can be inspected for electrical characteristics.

[安裝步驟(C1)] [Installation steps (C1)]

如圖4(C)所示,第1檢查步驟(B1)及貫通電極檢查步驟(B3)中為正常的半導體裝置單片化為晶片,剝離支承基板54。 As shown in FIG. 4(C), the semiconductor device that was normal in the first inspection step (B1) and the through electrode inspection step (B3) is singulated into wafers, and the support substrate 54 is peeled off.

繼而,如圖4(D)所示,將半導體裝置之晶片三次元安裝於基板。例如可於中介層基板61上積層配置複數個半導體裝置之晶片與熱固性接著劑62a、62b、62c,並進行一次性壓接,從而進行三次元安裝。 Then, as shown in FIG. 4(D), the three-dimensional chip of the semiconductor device is mounted on the substrate. For example, a plurality of semiconductor device wafers and thermosetting adhesives 62a, 62b, 62c can be stacked on the interposer substrate 61 and crimped at one time, thereby performing three-dimensional mounting.

[第2檢查步驟(D1)] [Second inspection step (D1)]

最後,檢查經三次元安裝之封裝品的電氣特性。最終測試中,亦可使用上述之電氣特性之檢查方法。即,於中介層基板61之電極貼附異方性導電膠膜,隔著異方性導電膠膜檢查半導體裝置之電氣特性。 Finally, check the electrical characteristics of the packaged product after the three-dimensional installation. In the final test, the above-mentioned electrical characteristics inspection method can also be used. That is, an anisotropic conductive adhesive film is attached to the electrode of the interposer substrate 61, and the electrical characteristics of the semiconductor device are inspected through the anisotropic conductive adhesive film.

如以上說明,於第1檢查步驟(B1)、貫通電極檢查步驟(B3)、及第2檢查步驟(D1)之所有測試中,可將異方性導電膠膜用作連接器而檢查電氣特性。而且,該等測試可載入至自動探針(autoprobe),故能減少試驗時間及成本。而且,習知的連接器中,僅能進行封裝級檢查, 而本技術中能進行晶圓級檢查,且能進行三次元安裝前或封裝前之事前篩選。 As explained above, in all tests in the first inspection step (B1), through electrode inspection step (B3), and second inspection step (D1), the anisotropic conductive adhesive film can be used as a connector to check electrical characteristics . Moreover, these tests can be loaded into an autoprobe, so the test time and cost can be reduced. Moreover, in the conventional connector, only package-level inspection can be performed. In this technology, wafer-level inspection can be performed, and pre-screening before three-dimensional installation or packaging can be performed.

再者,上述之半導體裝置之製造方法中,係以後鑽孔程序(via-last process)進行說明,但亦可設為先鑽孔程序(via-first process)。先鑽孔程序中,貫通電極形成步驟(B2)及貫通電極檢查步驟(B3)係於積體電路形成步驟(A1)前之階段進行。而且,上述之貫通電極測試中,係對於晶圓狀態下進行的情況進行說明,但只要不會影響操作性,則亦可於晶片狀態下進行。本技術中,異方性導電膠膜相對柔軟,故即便於晶片狀態下亦能抑制晶片破壞。 Furthermore, in the above-mentioned manufacturing method of the semiconductor device, the description is made by the via-last process, but it can also be set as the via-first process. In the first drilling procedure, the through electrode formation step (B2) and the through electrode inspection step (B3) are performed before the integrated circuit formation step (A1). In addition, in the above-mentioned through electrode test, the case where it is performed in the wafer state is described, but it can also be performed in the wafer state as long as it does not affect the operability. In this technology, the anisotropic conductive adhesive film is relatively soft, so it can prevent chip damage even in the state of the chip.

11:晶圓 11: Wafer

11a:貫通電極 11a: Through electrode

12:第1配線層 12: The first wiring layer

13:第2配線層 13: 2nd wiring layer

13a:銲墊電極 13a: Pad electrode

14:支承基板 14: Support substrate

20:異方性導電膠膜 20: Anisotropic conductive adhesive film

20a:導電性粒子 20a: conductive particles

30:探針 30: Probe

Claims (9)

一種電氣特性之檢查方法,其具有:貼附步驟,其係於半導體裝置之電極貼附含有導電性粒子之異方性導電膠膜;及檢查步驟,其係隔著上述異方性導電膠膜使探針按壓於上述半導體裝置之電極以壓縮導電性粒子而檢查電氣特性;上述檢查步驟後,進而具有自上述半導體裝置剝離上述異方性導電膠膜之剝離步驟。 A method for inspecting electrical characteristics, comprising: an attaching step of attaching an anisotropic conductive adhesive film containing conductive particles to an electrode of a semiconductor device; and an inspection step of attaching the anisotropic conductive adhesive film through the anisotropic conductive adhesive film The probe is pressed against the electrode of the semiconductor device to compress the conductive particles to inspect electrical characteristics; after the inspection step, there is a peeling step of peeling the anisotropic conductive adhesive film from the semiconductor device. 如申請專利範圍第1項之電氣特性之檢查方法,其中,上述貼附步驟中,於上述半導體裝置之第1面之電極,貼附含有導電性粒子之第1異方性導電膠膜,並且於上述半導體裝置之第2面之電極,貼附含有導電性粒子之第2異方性導電膠膜,上述檢查步驟中,隔著上述第1異方性導電膠膜使第1探針按壓於上述半導體裝置之第1面之電極以壓縮導電性粒子,並且隔著上述第2異方性導電膠膜使第2探針按壓於上述半導體裝置之第2面之電極以壓縮導電性粒子。 For example, the method for inspecting electrical characteristics of the first item of the scope of patent application, wherein, in the attaching step, a first anisotropic conductive adhesive film containing conductive particles is attached to the electrode on the first surface of the semiconductor device, and A second anisotropic conductive adhesive film containing conductive particles is attached to the electrode on the second surface of the semiconductor device. In the inspection step, the first probe is pressed against the first anisotropic conductive adhesive film via the first anisotropic conductive adhesive film. The electrode on the first surface of the semiconductor device compresses conductive particles, and the second probe is pressed against the electrode on the second surface of the semiconductor device via the second anisotropic conductive adhesive film to compress the conductive particles. 如申請專利範圍第1項之電氣特性之檢查方法,其中,上述異方性導電膠膜之厚度,係其所含有之導電性粒子之平均粒徑之50~1000%。 For example, the inspection method of electrical characteristics in the first item of the scope of patent application, wherein the thickness of the anisotropic conductive adhesive film is 50~1000% of the average particle size of the conductive particles contained in it. 一種半導體裝置之製造方法,其具有:積體電路形成步驟,其係於晶圓形成半導體裝置;第1檢查步驟,其係檢查上述半導體裝置之電氣特性;安裝步驟,其係將上述第1檢查步驟中正常的半導體裝置之晶片安裝 於基板;及第2檢查步驟,其係檢查上述安裝步驟後之半導體裝置之電氣特性;上述第1檢查步驟或第2檢查步驟中之至少一者中,於上述半導體裝置之電極貼附含有導電性粒子之異方性導電膠膜,隔著上述異方性導電膠膜使探針按壓於上述半導體裝置之電極以壓縮導電性粒子而檢查上述半導體裝置之電氣特性之後,自上述半導體裝置剝離上述異方性導電膠膜。 A method of manufacturing a semiconductor device, comprising: an integrated circuit forming step, which is used to form a semiconductor device on a wafer; a first inspection step, which is to check the electrical characteristics of the semiconductor device; and a mounting step, which is to perform the first inspection Chip mounting of normal semiconductor devices in the process On the substrate; and the second inspection step, which is to inspect the electrical characteristics of the semiconductor device after the mounting step; in at least one of the first inspection step or the second inspection step, the electrode attached to the semiconductor device contains conductive The anisotropic conductive adhesive film of anisotropic particles, the probe is pressed against the electrode of the semiconductor device via the anisotropic conductive adhesive film to compress the conductive particles to check the electrical characteristics of the semiconductor device, and then the semiconductor device is peeled off Anisotropic conductive adhesive film. 如申請專利範圍第4項之半導體裝置之製造方法,其進而具有:貫通電極形成步驟,其係於晶圓形成貫通電極;及貫通電極檢查步驟,其係檢查上述貫通電極之電氣特性;上述安裝步驟中,將上述第1檢查步驟及上述貫通電極檢查步驟中正常的半導體裝置之晶片三次元安裝於基板,上述貫通電極檢查步驟中,於上述貫通電極貼附含有導電性粒子之異方性導電膠膜,隔著上述異方性導電膠膜使探針按壓於上述貫通電極以壓縮導電性粒子而檢查上述貫通電極之電氣特性之後,自上述貫通電極剝離上述異方性導電膠膜。 For example, the method for manufacturing a semiconductor device according to the fourth item of the scope of patent application, which further includes: a through electrode forming step, which forms through electrodes on a wafer; and a through electrode inspection step, which inspects the electrical characteristics of the through electrodes; In the step, the three-dimensional chip of the normal semiconductor device in the first inspection step and the through electrode inspection step is mounted on a substrate. In the through electrode inspection step, anisotropic conductive particles containing conductive particles are attached to the through electrode For the adhesive film, after pressing the probe against the through electrode via the anisotropic conductive adhesive film to compress the conductive particles to inspect the electrical characteristics of the through electrode, the anisotropic conductive adhesive film is peeled from the through electrode. 如申請專利範圍第4或5項之半導體裝置之製造方法,其中,使上述探針以相對於電極面呈垂直豎立而按壓。 For example, the method for manufacturing a semiconductor device according to item 4 or 5 of the scope of patent application, wherein the above-mentioned probe is pressed to be vertically erected with respect to the electrode surface. 如申請專利範圍第4或5項之半導體裝置之製造方法,其中,上述探針之頂端形狀,係平面、凹面、鋸齒面中之任意1種。 For example, the method for manufacturing a semiconductor device according to item 4 or 5 of the scope of the patent application, wherein the tip shape of the probe is any one of a flat surface, a concave surface, or a serrated surface. 如申請專利範圍第4或5項之半導體裝置之製造方法,其中,上述異方性導電膠膜含有固化劑。 For example, the method for manufacturing a semiconductor device according to item 4 or 5 of the scope of patent application, wherein the anisotropic conductive adhesive film contains a curing agent. 如申請專利範圍第4或5項之半導體裝置之製造方法,其中,上述異 方性導電膠膜之厚度,係其所含有之導電性粒子之平均粒徑之50~1000%。 For example, the method of manufacturing a semiconductor device in the 4th or 5th item of the patent application, wherein the above-mentioned difference The thickness of the rectangular conductive adhesive film is 50~1000% of the average particle size of the conductive particles contained in it.
TW106110315A 2016-04-12 2017-03-28 A inspection method for electric characteristics and a method for manufacturing semiconductor device TWI713274B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JPJP2016-079852 2016-04-12
JP2016079852A JP2017191688A (en) 2016-04-12 2016-04-12 Method for inspecting electrical characteristics

Publications (2)

Publication Number Publication Date
TW201803236A TW201803236A (en) 2018-01-16
TWI713274B true TWI713274B (en) 2020-12-11

Family

ID=60041742

Family Applications (1)

Application Number Title Priority Date Filing Date
TW106110315A TWI713274B (en) 2016-04-12 2017-03-28 A inspection method for electric characteristics and a method for manufacturing semiconductor device

Country Status (4)

Country Link
JP (1) JP2017191688A (en)
KR (2) KR102124550B1 (en)
TW (1) TWI713274B (en)
WO (1) WO2017179390A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI694530B (en) * 2019-03-08 2020-05-21 致茂電子股份有限公司 Electrical component testing mothed and testing probe
CN113109610B (en) * 2021-04-06 2021-10-26 北京中微普业科技有限公司 RF bare chip flat probe test tool

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11305185A (en) * 1998-04-17 1999-11-05 Ricoh Co Ltd Inspection device and its method
TWI276252B (en) * 2002-08-27 2007-03-11 Jsr Corp Anisotropic conductive plate and manufacturing method and applications thereof
JP2007064936A (en) * 2005-09-02 2007-03-15 Jsr Corp System and method for inspecting circuit board
CN1967261A (en) * 2005-11-16 2007-05-23 松下电器产业株式会社 Inspection device and inspection method
JP2012114319A (en) * 2010-11-26 2012-06-14 Seiko Epson Corp Mother board, inspection method of electronic components, electronic components, manufacturing method of electronic components, and electronic apparatus
JP2014178212A (en) * 2013-03-14 2014-09-25 Ricoh Co Ltd Semiconductor testing device and semiconductor testing method
JP2014192210A (en) * 2013-03-26 2014-10-06 Renesas Electronics Corp Semiconductor device, semiconductor device manufacturing method, and semiconductor device inspection method

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06784Y2 (en) * 1986-10-17 1994-01-05 理化電子株式会社 Jig for inspection of electronic parts
JPH0855648A (en) 1994-08-12 1996-02-27 Shinano Polymer Kk Elastomer connector
JPH08148213A (en) * 1994-11-25 1996-06-07 Hitachi Chem Co Ltd Connection member and structure and method for connecting electrode using the same
JP3616031B2 (en) * 2001-05-10 2005-02-02 富士通株式会社 Anisotropic conductive sheet, method for manufacturing the same, electronic device and inspection device for operation test
JP2004288911A (en) * 2003-03-24 2004-10-14 Casio Comput Co Ltd Semiconductor wafer testing device and its testing method
JP5049694B2 (en) 2007-08-07 2012-10-17 ルネサスエレクトロニクス株式会社 Probe card, semiconductor inspection apparatus, and semiconductor device manufacturing method
KR101551898B1 (en) * 2007-10-05 2015-09-09 신꼬오덴기 고교 가부시키가이샤 Wiring board semiconductor apparatus and method of manufacturing them
CN109166649B (en) * 2012-08-24 2021-04-13 迪睿合电子材料有限公司 Anisotropic conductive film and method for producing same
JP2014066527A (en) * 2012-09-24 2014-04-17 National Institute Of Advanced Industrial & Technology Inspection method for connection state of laminated lsi

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11305185A (en) * 1998-04-17 1999-11-05 Ricoh Co Ltd Inspection device and its method
TWI276252B (en) * 2002-08-27 2007-03-11 Jsr Corp Anisotropic conductive plate and manufacturing method and applications thereof
JP2007064936A (en) * 2005-09-02 2007-03-15 Jsr Corp System and method for inspecting circuit board
CN1967261A (en) * 2005-11-16 2007-05-23 松下电器产业株式会社 Inspection device and inspection method
JP2012114319A (en) * 2010-11-26 2012-06-14 Seiko Epson Corp Mother board, inspection method of electronic components, electronic components, manufacturing method of electronic components, and electronic apparatus
JP2014178212A (en) * 2013-03-14 2014-09-25 Ricoh Co Ltd Semiconductor testing device and semiconductor testing method
JP2014192210A (en) * 2013-03-26 2014-10-06 Renesas Electronics Corp Semiconductor device, semiconductor device manufacturing method, and semiconductor device inspection method

Also Published As

Publication number Publication date
KR20200074244A (en) 2020-06-24
TW201803236A (en) 2018-01-16
KR102320098B1 (en) 2021-11-02
JP2017191688A (en) 2017-10-19
KR20180104733A (en) 2018-09-21
KR102124550B1 (en) 2020-06-18
WO2017179390A1 (en) 2017-10-19

Similar Documents

Publication Publication Date Title
JP4317245B2 (en) Electronic device and manufacturing method thereof
US10950507B2 (en) Electrical testing method of interposer
US20080290885A1 (en) Probe test system and method for testing a semiconductor package
US20080054434A1 (en) Semiconductor stack package for optimal packaging of components having interconnections
US20240094282A1 (en) Circuit test structure and method of using
JP6918518B2 (en) Electrical property inspection jig
KR20130022829A (en) Method for detecting defect of multi-chip packaging device and method for manufacturing the multi-chip packaging device using the same
US7755203B2 (en) Circuit substrate and semiconductor device
JP3757971B2 (en) Manufacturing method of semiconductor device
TWI713274B (en) A inspection method for electric characteristics and a method for manufacturing semiconductor device
US6433360B1 (en) Structure and method of testing failed or returned die to determine failure location and type
CN110010511B (en) Test mode of radio frequency chip system-in-package module
JP2715793B2 (en) Semiconductor device and manufacturing method thereof
KR102366589B1 (en) All-in-one interposer for dut characteristic analysis of system board
JP2021004887A (en) Inspection method of electrical characteristics
Yacoub-George et al. Ultra-thin flexible interposer-a flexible hybrid integration approach to replace wire bonds
JP2004311535A (en) Chip-size package semiconductor device
JP2003249606A (en) Semiconductor device and interposer
JPS59148345A (en) Lsi chip measuring prober
KR100871386B1 (en) Semicodnuctor package and method of manufacturing the same
TWI416134B (en) Test apparatus
TWI305273B (en) A test assembly for testing a ball grid array package device
WO2014024250A1 (en) Wiring board, method for manufacturing same, and semiconductor device
JP5014943B2 (en) Semiconductor device, semiconductor device manufacturing method, and semiconductor device test method
JP2018179578A (en) Circuit board, method for manufacturing circuit board, and electronic device