TWI640072B - 具有單列直插式引線的成型電源模組 - Google Patents

具有單列直插式引線的成型電源模組 Download PDF

Info

Publication number
TWI640072B
TWI640072B TW106135344A TW106135344A TWI640072B TW I640072 B TWI640072 B TW I640072B TW 106135344 A TW106135344 A TW 106135344A TW 106135344 A TW106135344 A TW 106135344A TW I640072 B TWI640072 B TW I640072B
Authority
TW
Taiwan
Prior art keywords
lead
power supply
voltage power
low
item
Prior art date
Application number
TW106135344A
Other languages
English (en)
Other versions
TW201816963A (zh
Inventor
徐範錫
牛志強
趙原震
松 陳
俊明 步
Original Assignee
萬國半導體(澳門)股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 萬國半導體(澳門)股份有限公司 filed Critical 萬國半導體(澳門)股份有限公司
Publication of TW201816963A publication Critical patent/TW201816963A/zh
Application granted granted Critical
Publication of TWI640072B publication Critical patent/TWI640072B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49562Geometry of the lead-frame for devices being provided for in H01L29/00
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/04Modifications for accelerating switching
    • H03K17/041Modifications for accelerating switching without feedback from the output circuit to the control circuit
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/16Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
    • H01L25/162Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits the devices being mounted on two or more different substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367Cooling facilitated by shape of device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/49Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions wire-like arrangements or pins or rods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49503Lead-frames or other flat leads characterised by the die pad
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49537Plurality of lead frames mounted in one device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49575Assemblies of semiconductor devices on lead frames
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49579Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/46Structure, shape, material or disposition of the wire connectors prior to the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0652Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0655Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/072Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70Bipolar devices
    • H01L29/72Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/739Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
    • H01L29/7393Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/08Modifications for protecting switching circuit against overcurrent or overvoltage
    • H03K17/081Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit
    • H03K17/08116Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit in composite switches
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/16Modifications for eliminating interference voltages or currents
    • H03K17/161Modifications for eliminating interference voltages or currents in field-effect transistor switches
    • H03K17/162Modifications for eliminating interference voltages or currents in field-effect transistor switches without feedback from the output circuit to the control circuit
    • H03K17/163Soft switching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601Structure
    • H01L2224/0603Bonding areas having different sizes, e.g. different heights or widths
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/4554Coating
    • H01L2224/45599Material
    • H01L2224/456Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45617Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45624Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48257Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/4901Structure
    • H01L2224/4903Connectors having different sizes, e.g. different diameters
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49111Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49113Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting different bonding areas on the semiconductor or solid-state body to a common bonding area outside the body, e.g. converging wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49568Lead-frames or other flat leads specifically adapted to facilitate heat dissipation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • H01L2924/13055Insulated gate bipolar transistor [IGBT]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/157Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2924/15738Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
    • H01L2924/15747Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • H01L2924/1815Shape
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/08Modifications for protecting switching circuit against overcurrent or overvoltage
    • H03K2017/0806Modifications for protecting switching circuit against overcurrent or overvoltage against excessive temperature

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Ceramic Engineering (AREA)
  • Inverter Devices (AREA)
  • Wire Bonding (AREA)

Abstract

一種電源模組具有一個引線框、一個第一電源晶片、一個第二電源晶片、多個單列直插式引線、一個柵極驅動和保護積體電路(IC)、多個接合引線以及一個成型封裝。第一和第二電源晶片貼在引線框的頂面上。多個單列直插式引線具有一個高壓電源引線、一個低壓電源引線以及多個訊號控制引線。低壓電源引線具有一個引線部分和一個外延部分。柵極驅動和保護IC貼在低壓電源引線的外延部分。成型封裝密封第一和第二電源晶片、低壓電源引線的外延部分、柵極驅動和保護IC、多個接合引線以及至少一大部分引線框。

Description

具有單列直插式引線的成型電源模組
本發明主要涉及一種具有單列直插式引線的成型電源模組。更確切地說,本發明是關於具有單列直插式引線的成型半導體電源模組,單列直插式引線由含有引線部分和外延部分的低壓電源引線構成。
傳統的電源模組含有一個或多個半導體元件。傳統電源模組較快的切換會產生高寄生電感等問題。高寄生電感在快速切換時會產生電壓過沖。 有必要研發一種具有高電壓性能、電壓超載保護和過熱保護的電源模組。
本發明的優勢包含快速和軟斷開切換、高電壓和高電流性能、電壓超載和過熱保護、高效的系統設計、改良的可靠性和封裝尺寸的減小。
本發明提出了一種具有一個晶片焊盤、一個第一電源晶片、一個第二電源晶片、多個單列直插式引線、一個柵極驅動和保護積體電路(IC)、多個接合引線和一個成型封裝的電源模組。第一和第二電源晶片貼在晶片焊盤的頂面上。多個單列直插式引線具有一個高壓電源引線、一個低壓電源引線以 及多個訊號控制引線。低壓電源引線具有一個引線部分和一個外延部分。柵極驅動和保護IC貼在低壓電源引線的外延部分上。成型封裝密封第一和第二電源晶片、低壓電源引線的外延部分、柵極驅動和保護IC、多個接合引線以及至少一大部分晶片焊盤。
在本發明的實施例中,電源模組的本體與標準的TO247封裝尺寸相同。電源模組的晶片焊盤比標準TO247封裝的更大。具有單列直插式引線,可以為散熱片的安裝獲得更多空間。在高壓電源引線和低壓電源引線之間引入一個隔離豁口,因此增大了剩餘電流距離。
100‧‧‧電路圖
108‧‧‧絕緣柵雙極電晶體
109‧‧‧二極體
110、410‧‧‧柵極驅動和保護積體電路
200、300、400、500、600A、600B‧‧‧電源模組
202、302、402‧‧‧單列直插式引線
220、320、420‧‧‧晶片連接盤
232、234、332、334、336、338‧‧‧凹槽
240、440、540‧‧‧高壓電源引線
250、450、550‧‧‧低壓電源引線
260、460‧‧‧訊號控制引線
290、390‧‧‧成型封裝
298‧‧‧隔離豁口
326‧‧‧散熱片
392‧‧‧第一邊表面
394‧‧‧第二邊表面
416‧‧‧第一電源晶片
418‧‧‧第二電源晶片
452、552‧‧‧引線部分
454‧‧‧外延部分
480、484、486‧‧‧接合引線
482‧‧‧垂直距離
556‧‧‧空間
554A、554B‧‧‧子部分
662‧‧‧引線
C‧‧‧高壓電源引線
COM‧‧‧接地引線
Csc‧‧‧電容器引線
E‧‧‧低壓電源引線
Rov‧‧‧電阻器引線
VCC‧‧‧公共偏壓引線
VFO‧‧‧跳躍輸出引線
Vin‧‧‧輸入電壓引線
Vot‧‧‧電壓輸出引線
第1圖表示在本發明的實施例中,一種電源模組的電路圖。
第2A圖表示在本發明的實施例中,電源模組的透視圖,第2B圖表示另一個透視圖。
第3A圖表示在本發明的實施例中,電源模組的俯視圖,第3B圖表示仰視圖,第3C圖表示垂直於AA面的剖面圖。
第4A圖表示在本發明的實施例中,電源模組(所帶的成型封裝沒有表示出)的俯視圖,第4B圖表示側視圖。
第5圖表示在本發明的實施例中,另一種電源模組(所帶的成型封裝沒有表示出)的俯視圖。
第6A圖表示在本發明的實施例中,一種電源模組的俯視圖,第6B圖表示另一種電源模組的俯視圖。
第1圖表示在本發明的實施例中,一種電源模組的電路圖100。柵極驅動和保護積體電路(IC)110控制絕緣柵雙極電晶體(IGBT)108,二極體109連接在IGBT的發射極和集電極之間,作為飛輪二極體(FWD)。
第2A圖表示在本發明的實施例中,電源模組200的透視圖,第2B圖表示另一種透視圖。電源模組200具有多個單列直插式引線202、晶片焊盤220和成型封裝290。多個單列直插式引線202具有高壓電源引線240、低壓電源引線250以及多個訊號控制引線260。成型封裝290具有兩個半圓形凹槽232和234用於螺絲安裝。在本發明的實施例中,電源模組200為絕緣柵雙極電晶體(IGBT)。 在本發明的實施例中,電源模組200的本體與TO247封裝的尺寸相同。在本發明的實施例中,晶片焊盤220的底面從成型封裝290中裸露出來。
在本發明的實施例中,成型封裝290在高壓電源引線240和低壓電源引線250之間具有一個隔離豁口298。因此增大了剩餘電流距離。
第3A圖表示在本發明的實施例中,電源模組300的俯視圖,第3B圖表示仰視圖,第3C圖表示垂直於AA面的剖面圖。電源模組300具有多個單列直插式引線302、晶片焊盤320、可選的散熱片326(用虛線表示)和成型封裝390。可選的散熱片326之間附著在晶片焊盤320裸露的底面上。成型封裝390具有兩個半圓形凹槽332和334,用於螺絲安裝。半圓形凹槽336與半圓形凹槽332對準。半圓形凹槽338與半圓形凹槽334對準。
在本發明的實施例中,成型封裝390為直角棱鏡形。成型封裝390具有第一邊表面392和第二邊表面394,第二邊表面394與第一邊表面392相對。第一個半圓形凹槽332在成型封裝390的第一邊表面392附近。第二個半圓形凹槽334在成型封裝390的第二邊表面394附近。
第4A圖表示在本發明的實施例中,電源模組400(所帶的第3C圖中的成型封裝390沒有表示出)的俯視圖,第4B圖表示側視圖。電源模組400具 有晶片焊盤420、第一電源晶片416、第二電源晶片418、多個單列直插式引線402、柵極驅動和保護IC 410、多個接合引線480以及第3C圖所示的成型封裝390。
第一和第二電源晶片416和418附著在晶片焊盤420的頂面上。在本發明的實施例中,第一電源晶片416為一個垂直二極體,其陰極在第一電源晶片416的底面上。第一電源晶片416的陰極電連接到晶片焊盤420。第二電源晶片418為IGBT,其底部集電極電連接到晶片焊盤420。多個單列直插式引線402具有一個連接到晶片焊盤420上的高壓電源引線440、一個在高壓電源引線440附近的低壓電源引線450,以及遠離高壓電源引線440的多個訊號控制引線460。低壓電源引線450具有一個引線部分452和一個外延部分454。引線部分452和外延部分454離開晶片焊盤420。低壓電源引線450的引線部分452通常平行於高壓電源引線440。高壓電源引線440和外延部分454位於引線部分452的兩邊上。低壓電源引線450的外延部分454在晶片焊盤420和多個訊號控制引線460之間。低壓電源引線450的外延部分454通常垂直於低壓電源引線450的引線部分452。低壓電源引線450的外延部分與多個訊號控制引線460分開。外延部分454的一端連接到引線部分452。外延部分454的另一端在多個訊號控制引線460的一邊上方延伸。外延部分454起連接桿的作用。柵極驅動和保護IC 410連接到低壓電源引線450的外延部分454。
第3C圖所示的成型封裝390密封了第一和第二電源晶片416和418、低壓電源引線450的外延部分454、柵極驅動和保護IC 410、多個接合引線480以及至少一大部分晶片焊盤420。低壓電源引線450的外延部分454的一個端面暴露於成型封裝390(圖中沒有表示出)的一個端面,成型封裝390與高壓電源引線440相對。
低壓電源引線450的外延部分454在晶片焊盤420和多個訊號控制引線460之間。
多個接合引線480將第一和第二電源晶片416和418電連接到低壓電源引線450。在本發明的實施例中,接合引線480連接到低壓電源引線450的外延部分454靠近低壓電源引線450的引線部分452的一個區域。在本發明的實施例中,另外的多個接合引線486將柵極驅動和保護IC 410電連接到第二電源晶片418、低壓電源引線450和多個訊號控制引線460。另外的多個接合引線486嵌入在第3C圖所示的成型封裝390中。
在本發明的實施例中,晶片焊盤420的厚度大於多個單列直插式引線402中每個同軸引線的厚度。高壓電源引線440的寬度大於多個訊號控制引線460中每個訊號控制引線的寬度。低壓電源引線450的引線部分452的寬度大於多個訊號控制引線460中每個訊號控制引線的寬度。高壓和低壓電源引線440和450之間的距離大於多個訊號控制引線鄰近的訊號控制引線之間的距離。
在本發明的實施例中引線框包含晶片焊盤420和引線440、450和460,引線框為雙規銅引線框。多個接合引線480為鋁引線。低壓電源引線450為單件組裝。
多個接合引線480中所選的接合引線484和晶片焊盤420之間最大的垂直距離482的預定義下限,是第3C圖所示成型封裝390的絕緣性能的函數。 隨著第3C圖所示成型封裝390的絕緣性能的下降(第3C圖所示成型封裝390的導熱係數增大),預定義下限增大。在本發明的實施例中,當第3C圖所示成型封裝390的導熱係數為0.7瓦特每米克爾文時,預定義下限為3mm。當第3C圖所示成型封裝390的導熱係數為0.8瓦特每米克爾文時,預定義下限為4mm。
第5圖表示在本發明的實施例中,電源模組500(所帶的成型封裝沒有表示出)的俯視圖。電源模組500具有低壓電源引線550。電源模組500與電源模組400相比,除了低壓電源引線550為兩件式組裝結構之外,其他都與電源模組400類似。低壓電源引線550具有一個引線部分552和一個外延部分。低壓電 源引線550的引線部分552通常平行於高壓電源引線540。低壓電源引線550的外延部分通常垂直於低壓電源引線550的引線部分552。低壓電源引線550的外延部分被空間556分成兩個獨立的子部分554A和554B。子部分554A連接到引線部分552。部分554B在多個訊號控制引線的一個邊緣上延伸,起連接桿的作用。柵極驅動和保護IC 410附著在外延部分554B上,外延部分554B與低壓電源引線550分開。在子部分554A處,多個接合引線480將第一和第二電源晶片416和418電連接到低壓電源引線550。
第6A圖表示在本發明的實施例中,電源模組600A的俯視圖,第6B圖表示另一種電源模組600B的俯視圖。電源模組600A比電源模組600B多一個引線662。電源模組600A具有高壓電源引線C、低壓電源引線E、輸入電壓引線Vin、跳躍輸出引線VFO、電壓輸出引線Vot、電阻器引線Rov、公共偏壓引線VCC和接地引線COM。電源模組600B具有高壓電源引線C、低壓電源引線E、跳躍輸出引線VFO、輸入電壓引線Vin、用於電流超載保護的電容器引線Csc、公共偏壓引線VCC和接地引線COM。
所屬技術領域中具有通常知識者應明確上述實施例可能存在修正。例如,電源晶片的數量可能不同。訊號控制引線的數量可能不同。所屬技術領域中具有通常知識者做出的所有修正,都應認為在本發明的範圍內,並且本發明由所附的申請專利範圍限定。

Claims (16)

  1. 一種電源模組,其包含:一個晶片焊盤;一個或複數個電源晶片,貼在該晶片焊盤的頂面上;複數個單列直插式引線,包含一高壓電源引線、一低壓電源引線和複數個訊號控制引線,該低壓電源引線具有一個平行於該高壓電源引線的一引線部分,以及一個垂直於該引線部分的一外延部分;一個柵極驅動和保護積體電路(IC),貼在該低壓電源引線的該外延部分上;複數個接合引線;以及一個成型封裝,密封該一個或複數個電源晶片、該低壓電源引線的該外延部分、該柵極驅動和保護IC、該複數個接合引線以及至少一大部分該晶片焊盤;其中該低壓電源引線的該外延部分在該晶片焊盤和該複數個訊號控制引線之間。
  2. 如申請專利範圍第1項所述之電源模組,其中該一個或複數個電源晶片為絕緣柵雙極電晶體(IGBT)。
  3. 如申請專利範圍第1項所述之電源模組,其中該晶片焊盤的底面暴露於該成型封裝。
  4. 如申請專利範圍第3項所述之電源模組,其中一散熱片直接貼在該晶片焊盤的暴露底面上。
  5. 如申請專利範圍第4項所述之電源模組,其中該成型封裝具有一第一螺絲安裝豁口和一第二螺絲安裝豁口;其中該散熱片具有一第三螺絲安裝豁口和一第四螺絲安裝豁口;其中該第三螺絲安裝豁口與該第一螺絲安裝豁口對準;並且其中該第四螺絲安裝豁口與該第二螺絲安裝豁口對準。
  6. 如申請專利範圍第1項所述之電源模組,其中該電源模組的本體與TO247封裝的尺寸相同。
  7. 如申請專利範圍第1項所述之電源模組,其中該成型封裝為直角棱鏡形;其中該成型封裝具有一第一端表面和一第二端表面,該第二端表面與該第一端表面相對;其中一第一螺絲安裝豁口在該成型封裝的該第一端表面附近;並且其中一第二螺絲安裝豁口在該成型封裝的該第二端表面附近。
  8. 如申請專利範圍第1項所述之電源模組,其中在該複數個單列直插式引線的該高壓電源引線和該低壓電源引線之間,該成型封裝具有一個絕緣豁口。
  9. 如申請專利範圍第1項所述之電源模組,其中該晶片焊盤的厚度大於該複數個單列直插式引線中每個同軸引線的厚度。
  10. 如申請專利範圍第1項所述之電源模組,其中該高壓電源引線的寬度大於該複數個訊號控制引線中每個訊號控制引線的寬度。
  11. 如申請專利範圍第1項所述之電源模組,其中該低壓電源引線的該引線部分的寬度大於該複數個訊號控制引線中每個訊號控制引線的寬度。
  12. 如申請專利範圍第1項所述之電源模組,其中該高壓電源引線和該低壓電源引線之間的距離大於該複數個訊號控制引線中鄰近的訊號控制引線之間的距離。
  13. 如申請專利範圍第1項所述之電源模組,其中引線框為雙規銅引線框。
  14. 如申請專利範圍第1項所述之電源模組,其中該複數個接合引線為鋁引線。
  15. 如申請專利範圍第1項所述之電源模組,其中該低壓電源引線為單件組裝結構。
  16. 如申請專利範圍第1項所述之電源模組,其中該低壓電源引線為兩件組裝結構,其中該低壓電源引線的該外延部分具有連接到該低壓電源引線的該引線部分的一第一部分以及與該第一部分分開的一第二部分。
TW106135344A 2016-10-16 2017-10-16 具有單列直插式引線的成型電源模組 TWI640072B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US15/294,778 2016-10-16
US15/294,778 US10056893B2 (en) 2016-10-16 2016-10-16 Molded power module having single in-line leads

Publications (2)

Publication Number Publication Date
TW201816963A TW201816963A (zh) 2018-05-01
TWI640072B true TWI640072B (zh) 2018-11-01

Family

ID=61904178

Family Applications (1)

Application Number Title Priority Date Filing Date
TW106135344A TWI640072B (zh) 2016-10-16 2017-10-16 具有單列直插式引線的成型電源模組

Country Status (4)

Country Link
US (1) US10056893B2 (zh)
KR (1) KR102321627B1 (zh)
CN (1) CN107958902B (zh)
TW (1) TWI640072B (zh)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102016112289B4 (de) * 2016-07-05 2020-07-30 Danfoss Silicon Power Gmbh Leiterrahmen und Verfahren zur Herstellung desselben
US11201065B2 (en) * 2019-10-31 2021-12-14 Texas Instruments Incorporated Testing semiconductor components
US11348866B2 (en) 2020-06-16 2022-05-31 Infineon Technologies Austria Ag Package and lead frame design for enhanced creepage and clearance
US20220157681A1 (en) * 2020-11-17 2022-05-19 Stmicroelectronics Sdn Bhd Integrated circuit package with v-shaped notch creepage structure

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8488316B2 (en) * 2010-07-15 2013-07-16 Delta Electronics, Inc. Power module

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020134575A1 (en) * 2001-03-22 2002-09-26 Tony Tong Insulating nut holder for electrical component package
JP4319426B2 (ja) * 2003-02-27 2009-08-26 富士電機デバイステクノロジー株式会社 半導体装置及びその製造方法
CN100464405C (zh) * 2005-10-31 2009-02-25 台达电子工业股份有限公司 电源模块的封装方法及其结构
CN102034782A (zh) * 2009-09-30 2011-04-27 万国半导体有限公司 一种用于功率半导体器件的混合合金引线框架
US20110278706A1 (en) * 2010-05-11 2011-11-17 iQXPRZ Power Inc. Power Electronic Device Package
JP6165525B2 (ja) * 2012-10-31 2017-07-19 株式会社東芝 半導体電力変換装置およびその製造方法
JP2014207430A (ja) * 2013-03-21 2014-10-30 ローム株式会社 半導体装置
US9324645B2 (en) * 2013-05-23 2016-04-26 Avogy, Inc. Method and system for co-packaging vertical gallium nitride power devices
CN104112678B (zh) * 2013-07-15 2017-03-22 广东美的制冷设备有限公司 智能功率模块的制造方法
US9041172B1 (en) * 2013-12-13 2015-05-26 Alpha & Omega Semiconductor, Inc. Semiconductor device for restraining creep-age phenomenon and fabricating method thereof

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8488316B2 (en) * 2010-07-15 2013-07-16 Delta Electronics, Inc. Power module

Also Published As

Publication number Publication date
TW201816963A (zh) 2018-05-01
CN107958902B (zh) 2020-04-21
KR20180042106A (ko) 2018-04-25
US20180109249A1 (en) 2018-04-19
KR102321627B1 (ko) 2021-11-04
US10056893B2 (en) 2018-08-21
CN107958902A (zh) 2018-04-24

Similar Documents

Publication Publication Date Title
US8455987B1 (en) Electrically isolated power semiconductor package with optimized layout
TWI640072B (zh) 具有單列直插式引線的成型電源模組
JP6520437B2 (ja) 半導体装置
US7633141B2 (en) Semiconductor device having through contact blocks with external contact areas
US7250672B2 (en) Dual semiconductor die package with reverse lead form
TWI696253B (zh) 模壓智慧電源模組
US10600727B2 (en) Molded intelligent power module for motors
US9373566B2 (en) High power electronic component with multiple leadframes
US20190214333A1 (en) Serially-connected transistor device
WO2021010210A1 (ja) 半導体装置
US20050024958A1 (en) Power supply device
WO2014192348A1 (ja) 半導体装置
JP5172290B2 (ja) 半導体装置
US20160172335A1 (en) Semiconductor device
TW201916279A (zh) 晶片封裝
WO2021234883A1 (ja) 半導体装置
JP7154202B2 (ja) 非絶縁型パワーモジュール
JP7484770B2 (ja) 半導体パッケージ
KR20020039010A (ko) 방열판을 갖는 이중 칩 패키지
US20220384305A1 (en) Semiconductor Device with Improved Performance in Operation and Improved Flexibility in the Arrangement of Power Chips
KR102228938B1 (ko) 커플드 반도체 패키지
WO2018029801A1 (ja) 半導体装置
US11270970B2 (en) Semiconductor device
US11721615B2 (en) Coupled semiconductor package
KR20160093267A (ko) 전력 반도체 모듈