TWI564993B - 在積體電路中形成金屬矽化物區域的方法 - Google Patents
在積體電路中形成金屬矽化物區域的方法 Download PDFInfo
- Publication number
- TWI564993B TWI564993B TW101125845A TW101125845A TWI564993B TW I564993 B TWI564993 B TW I564993B TW 101125845 A TW101125845 A TW 101125845A TW 101125845 A TW101125845 A TW 101125845A TW I564993 B TWI564993 B TW I564993B
- Authority
- TW
- Taiwan
- Prior art keywords
- region
- metal
- telluride
- germanide
- layer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
- H01L21/28518—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table the conductive layers comprising silicides
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Electrodes Of Semiconductors (AREA)
- Semiconductor Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201161512226P | 2011-07-27 | 2011-07-27 | |
| US13/547,527 US8987102B2 (en) | 2011-07-27 | 2012-07-12 | Methods of forming a metal silicide region in an integrated circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW201306174A TW201306174A (zh) | 2013-02-01 |
| TWI564993B true TWI564993B (zh) | 2017-01-01 |
Family
ID=47596561
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW101125845A TWI564993B (zh) | 2011-07-27 | 2012-07-18 | 在積體電路中形成金屬矽化物區域的方法 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US8987102B2 (enExample) |
| JP (1) | JP5992521B2 (enExample) |
| KR (1) | KR102030676B1 (enExample) |
| CN (1) | CN103650112A (enExample) |
| TW (1) | TWI564993B (enExample) |
| WO (1) | WO2013016341A2 (enExample) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20140065819A1 (en) * | 2012-09-03 | 2014-03-06 | Intermolecular, Inc. | Methods and Systems for Low Resistance Contact Formation |
| US11012461B2 (en) | 2016-10-27 | 2021-05-18 | Accenture Global Solutions Limited | Network device vulnerability prediction |
| WO2020191068A1 (en) * | 2019-03-20 | 2020-09-24 | Tokyo Electron Limited | Method of selectively forming metal silicides for semiconductor devices |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5635746A (en) * | 1995-07-06 | 1997-06-03 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device comprising a salicide structure |
| US20080132047A1 (en) * | 2006-12-05 | 2008-06-05 | General Electric Company | Method for doping impurities |
| US20100237440A1 (en) * | 2008-07-07 | 2010-09-23 | Panasonic Corporation | Semiconductor device and method for manufacturing the same |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH07106566A (ja) * | 1993-10-01 | 1995-04-21 | Nippondenso Co Ltd | 半導体装置の製造方法 |
| JPH0964349A (ja) * | 1995-08-22 | 1997-03-07 | Sony Corp | 高融点シリサイドを持つ半導体装置とその製造方法 |
| KR100273271B1 (ko) * | 1998-01-16 | 2001-02-01 | 김영환 | 실리사이드제조방법 |
| US6403472B1 (en) | 1999-06-23 | 2002-06-11 | Harris Corporation | Method of forming resistive contacts on intergrated circuits with mobility spoiling ions including high resistive contacts and low resistivity silicide contacts |
| JP2001053017A (ja) * | 1999-08-06 | 2001-02-23 | Hitachi Ltd | 半導体装置の製造方法 |
| JP2003188274A (ja) * | 2001-12-19 | 2003-07-04 | Toshiba Corp | 半導体装置及びその製造方法 |
| FR2856514A1 (fr) | 2003-06-20 | 2004-12-24 | St Microelectronics Sa | Procede de formation selective de siliciure sur une plaque de materiau semi-conducteur |
| JP2005093907A (ja) * | 2003-09-19 | 2005-04-07 | Sharp Corp | 半導体装置およびその製造方法 |
| JP2006196646A (ja) * | 2005-01-13 | 2006-07-27 | Renesas Technology Corp | 半導体装置及びその製造方法 |
| JP2007019205A (ja) * | 2005-07-07 | 2007-01-25 | Matsushita Electric Ind Co Ltd | 半導体装置及びその製造方法 |
| US7576407B2 (en) * | 2006-04-26 | 2009-08-18 | Samsung Electronics Co., Ltd. | Devices and methods for constructing electrically programmable integrated fuses for low power applications |
| US20100164001A1 (en) * | 2008-12-30 | 2010-07-01 | Joodong Park | Implant process for blocked salicide poly resistor and structures formed thereby |
| KR101149043B1 (ko) * | 2009-10-30 | 2012-05-24 | 에스케이하이닉스 주식회사 | 매립형 비트라인을 구비하는 반도체 장치 및 그 제조방법 |
-
2012
- 2012-07-12 US US13/547,527 patent/US8987102B2/en active Active
- 2012-07-18 TW TW101125845A patent/TWI564993B/zh not_active IP Right Cessation
- 2012-07-24 CN CN201280034286.4A patent/CN103650112A/zh active Pending
- 2012-07-24 KR KR1020147005108A patent/KR102030676B1/ko active Active
- 2012-07-24 WO PCT/US2012/047986 patent/WO2013016341A2/en not_active Ceased
- 2012-07-24 JP JP2014522943A patent/JP5992521B2/ja not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5635746A (en) * | 1995-07-06 | 1997-06-03 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device comprising a salicide structure |
| US20080132047A1 (en) * | 2006-12-05 | 2008-06-05 | General Electric Company | Method for doping impurities |
| US20100237440A1 (en) * | 2008-07-07 | 2010-09-23 | Panasonic Corporation | Semiconductor device and method for manufacturing the same |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2013016341A2 (en) | 2013-01-31 |
| KR20140063644A (ko) | 2014-05-27 |
| US8987102B2 (en) | 2015-03-24 |
| KR102030676B1 (ko) | 2019-10-10 |
| JP2014524158A (ja) | 2014-09-18 |
| TW201306174A (zh) | 2013-02-01 |
| WO2013016341A3 (en) | 2013-04-18 |
| JP5992521B2 (ja) | 2016-09-14 |
| CN103650112A (zh) | 2014-03-19 |
| US20130026617A1 (en) | 2013-01-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103620740B (zh) | 于裸露硅表面而非氧化物表面上的聚合物薄膜的选择性沉积 | |
| TWI675397B (zh) | 利用掩模及方向性電漿處理之選擇性沉積 | |
| TWI375991B (en) | Method for multi-layer resist plasma etch | |
| TWI881953B (zh) | 用於3d nand應用之記憶體單元製造與裝置 | |
| TWI588902B (zh) | 形成包含矽化及非矽化電路元件之半導體結構的方法 | |
| US20180158684A1 (en) | Method of processing target object | |
| KR20140012727A (ko) | 컨포멀한 도핑을 위한 방법들 및 장치 | |
| TW200915434A (en) | Blocking pre-amorphization of a gate electrode of a transistor | |
| TW200300571A (en) | Semiconductor device having a low-resistance gate electrode | |
| TW200428658A (en) | Method for fabricating a gate structure of a field effect transistor | |
| TWI784967B (zh) | 矽氮化物之準原子層蝕刻方法 | |
| US20120309114A1 (en) | Methods for repairing low-k dielectrics using carbon plasma immersion | |
| CN113366639A (zh) | 用于存储器应用的垂直晶体管制造 | |
| TWI564993B (zh) | 在積體電路中形成金屬矽化物區域的方法 | |
| JP2005277220A (ja) | 不純物導入方法、不純物導入装置およびこの方法を用いて形成された半導体装置 | |
| TW200805492A (en) | Low-temperature dielectric formation for devices with strained germanium-containing channels | |
| KR102537097B1 (ko) | 실리콘 질화물의 유사 원자층 에칭 방법 | |
| TWI761461B (zh) | 用於製造自對準塊體結構之矽氮化物心軸的異向性抽出方法 | |
| US20130288469A1 (en) | Methods and apparatus for implanting a dopant material | |
| US20130095643A1 (en) | Methods for implanting dopant species in a substrate | |
| US9337314B2 (en) | Technique for selectively processing three dimensional device | |
| US20250308915A1 (en) | Selective etching of silicon adjacent to silicon-germanium | |
| CN104040704A (zh) | 氮化硅干修整而没有顶部下拉 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM4A | Annulment or lapse of patent due to non-payment of fees |