TWI497609B - 半導體記憶體製程 - Google Patents

半導體記憶體製程 Download PDF

Info

Publication number
TWI497609B
TWI497609B TW102112769A TW102112769A TWI497609B TW I497609 B TWI497609 B TW I497609B TW 102112769 A TW102112769 A TW 102112769A TW 102112769 A TW102112769 A TW 102112769A TW I497609 B TWI497609 B TW I497609B
Authority
TW
Taiwan
Prior art keywords
layer
polysilicon layer
oxide layer
semiconductor memory
memory system
Prior art date
Application number
TW102112769A
Other languages
English (en)
Other versions
TW201440146A (zh
Inventor
Yaw-Wen Hu
Ron Fu Chu
Tzung Han Lee
Original Assignee
Inotera Memories Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inotera Memories Inc filed Critical Inotera Memories Inc
Priority to TW102112769A priority Critical patent/TWI497609B/zh
Priority to US14/249,357 priority patent/US20140308807A1/en
Publication of TW201440146A publication Critical patent/TW201440146A/zh
Application granted granted Critical
Publication of TWI497609B publication Critical patent/TWI497609B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28158—Making the insulator
    • H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
    • H01L21/28185—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation with a treatment, e.g. annealing, after the formation of the gate insulator and before the formation of the definitive gate conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
    • H10B12/05—Making the transistor
    • H10B12/053—Making the transistor the transistor being at least partially in a trench in the substrate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/01—Manufacture or treatment
    • H10B12/09—Manufacture or treatment with simultaneous manufacture of the peripheral circuit region and memory cells
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42356—Disposition, e.g. buried gate electrode
    • H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4916—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen
    • H01L29/4925—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568—Lateral single gate silicon transistors
    • H01L29/66613—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation
    • H01L29/66621—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation using etching to form a recess at the gate location

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Chemical & Material Sciences (AREA)
  • Semiconductor Memories (AREA)

Description

半導體記憶體製程
本發明係有關於半導體製程，特別是有關於一種改良的半導體記憶體製程方法。
在製造記憶體的過程中，已知記憶體週邊電路區內，部分的電晶體的閘極氧化層破裂現象，會造成製程良率下降以及記憶體元件的可靠度問題。申請人相信記憶體週邊電路區內電晶體的閘極氧化層破裂，其主要原因很可能是製程過程中的應力使多晶矽重新長晶所致。
申請人於是提出一種改良的半導體記憶體製程方法發明，可以有效避免記憶體製程過程中週邊電路區內的閘極氧化層破裂現象。
為達上述目的，本發明提供一種半導體記憶體製程，包含有：提供一半導體基板，具有一記憶體陣列區以及一週邊電路區；於該半導體基板中定義出複數個主動區域；於該主動區域上形成一氧化層，其中該氧化層係作為該週邊電路區內的閘極氧化層；對該氧化層進行一表面處理步驟；於該氧化層上沈積一第一多晶矽層、一緩衝層及一硬遮罩層；進行該記憶體陣列區的凹入式存取元件的製作，包括以微影及蝕刻製程在該記憶體陣列區內的該硬遮罩層中形成一開口；進行一乾蝕刻製程，經由該開口向下蝕刻該緩衝層、該第一多晶矽層、該氧化層以及該半導體基板，形成一溝槽；再於該溝槽的表面形成一閘極氧化層，填入金屬閘極，並填滿介電層；去除該硬遮罩層及該緩衝層；以及進行該週邊電路區內的平面式電晶體元件的製作，包括在該週邊電路區內的該第一多晶矽層上沈積一第二多晶矽層，然後利用微影 及蝕刻製程，將該第一多晶矽層及該第二多晶矽層蝕刻成一閘極結構。
為讓本發明之上述目的、特徵及優點能更明顯易懂，下文特舉較佳實施方式，並配合所附圖式，作詳細說明如下。然而如下之較佳實施方式與圖式僅供參考與說明用，並非用來對本發明加以限制者。
10‧‧‧半導體基板
11‧‧‧溝渠絕緣結構
12‧‧‧離子井
14‧‧‧主動區域
16‧‧‧氧化層
18‧‧‧第一多晶矽層
20‧‧‧緩衝層
22‧‧‧硬遮罩層
26‧‧‧RAD溝槽
32‧‧‧閘極氧化層
34‧‧‧金屬閘極
36‧‧‧介電層
38‧‧‧第二多晶矽層
40‧‧‧閘極結構
42‧‧‧汲極/源極摻雜區
101‧‧‧記憶體陣列區
102‧‧‧週邊區
110‧‧‧絕緣溝槽
220‧‧‧開口
第1圖至第6圖為依據本發明實施例所繪示的半導體記憶體製程方法的剖面示意圖。
在下文中，將參照附圖說明本發明實施細節，該些附圖中之內容構成說明書一部份，並以可實行該實施例之特例描述方式繪示。下文實施例已揭露足夠的細節俾使該領域之一般技藝人士得以具以實施。當然，本發明中亦可採行其他的實施例，或是在不悖離文中所述實施例的前提下作出任何結構性、邏輯性、及電性上的改變。因此，下文之細節描述將不欲被視為是一種限定，反之，其中所包含的實施例將由隨附的申請專利範圍來加以界定。
請參閱第1圖至第6圖，其為依據本發明實施例所繪示的半導體記憶體製程方法的剖面示意圖。首先，如第1圖所示，提供一半導體基板10，例如，矽基板。半導體基板10區分有記憶體陣列區101以及週邊電路區或簡稱週邊區102。根據本發明實施例，在記憶體陣列區101內將形成高密度排列的凹入式存取元件(recessed access device,RAD)及電容，而在週邊區102內將至少形成複數個平面式電晶體元件。
接著，進行主動區域的定義，包括以微影及蝕刻製程在半導體基板10表面蝕刻出絕緣溝槽110，並隨後在絕緣溝槽110內填入溝渠填充材料，例如，旋塗介電材(spin on dielectric,SOD)等，形成溝渠絕緣結構11。在平坦化之後，即完成主動區域14的定義。接下來，進行離子佈植製程，在半導體 基板10中形成離子井12，可以是P型井或N型井。
然後，進行氧化製程，在主動區域14上形成氧化層16。其中在週邊區102內氧化層16作為平面式電晶體元件的閘極氧化層。視製程需要及元件設計，週邊區102內的氧化層16可以有不同厚度，例如低壓元件可以有較薄的厚度，而高壓元件則有較厚的厚度。
根據本發明實施例，在完成氧化層16之後，可以選擇進行一表面處理步驟，使氧化層16的表面接觸純水，例如，利用潤濕(rinse)或噴灑(spray)等方式，使氧化層16與水接觸，藉以改變其表面的懸鍵(dangling bond)狀態，減少可能的弱點(weak point)。此步驟可以避免後續多晶矽在受應力下順著該弱點重新長晶，造成氧化層16破裂。上述表面處理步驟可以另包括一旋乾(spin dry)步驟，使接觸過水的氧化層16表面乾燥。
如第2圖所示，接著依序在半導體基板10上沈積一第一多晶矽層18、一緩衝層20以及一硬遮罩層22。根據本發明實施例，第一多晶矽層18可以是未摻雜(undoped)多晶矽層。緩衝層20可以包括氮化矽氧(silicon oxynitride)、矽氧層、氧化鋁等等。硬遮罩層22可以是氮化矽。
如第3圖所示，接著以微影及蝕刻製程在記憶體陣列區101內的硬遮罩層22中形成定義上述凹入式存取元件位置的開口220，然後繼續進行一乾蝕刻製程，經由開口220，利用硬遮罩層22作為蝕刻抵擋層，向下蝕刻緩衝層20、第一多晶矽層18、氧化層16以及半導體基板10，如此形成一RAD溝槽26。
如第4圖所示，接著於記憶體陣列區101內進行上述凹入式存取元件的製作，包括在RAD溝槽26的表面形成閘極氧化層32，再形成金屬閘極34，然後將RAD溝槽26填滿介電層36，如此即完成記憶體陣列區101內凹入式存取元件的製作。隨後，可以繼續將硬遮罩層22及緩衝層20去除。根據本發明實施例，可以選擇繼續將記憶體陣列區101內的第一多晶矽層18去除。但是，記憶體陣列區101內的第一多晶矽層18也可以不被去除。
如第5圖及第6圖所示，接著進行週邊區102內的平面式電晶體元件的製作，包括在週邊區102內的第一多晶矽層18上沈積一第二多晶矽層38，然後利用微影及蝕刻製程，將第一多晶矽層18及第二多晶矽層38蝕刻成一閘極結構40。最後，利用離子佈植製程，於閘極結構40兩側的半導體基板10中形成汲極/源極摻雜區42。
根據本發明實施例，形成汲極/源極摻雜區42之前，可以在閘極結構40側壁形成一側壁子(圖未示)。
根據本發明實施例，在沈積上述第二多晶矽層38之前，可以先進行一清洗製程，去除形成在第一多晶矽層18表面的原生氧化(native oxide)層。
根據本發明實施例，上述第二多晶矽層38為未摻雜多晶矽層，且在沈積上述第二多晶矽層38之後，可以蝕刻掉部分厚度的第二多晶矽層38，例如使得最後的第二多晶矽層38的厚度約為300埃左右，以維持記憶體陣列區的平坦度。
根據本發明實施例，上述第一多晶矽層18及第二多晶矽層38可以在後續步驟進行N型或P型摻雜。
根據本發明實施例，在沈積第二多晶矽層38，還可以選擇繼續沈積一導電層(圖未示)，例如鎢、氮化鈦、鈦、矽化鎢等。
以上所述僅為本發明之較佳實施例，凡依本發明申請專利範圍所做之均等變化與修飾，皆應屬本發明之涵蓋範圍。
10‧‧‧半導體基板
11‧‧‧溝渠絕緣結構
12‧‧‧離子井
14‧‧‧主動區域
16‧‧‧氧化層
18‧‧‧第一多晶矽層
20‧‧‧緩衝層
22‧‧‧硬遮罩層
26‧‧‧RAD溝槽
101‧‧‧記憶體陣列區
102‧‧‧週邊區
110‧‧‧絕緣溝槽
220‧‧‧開口

Claims (7)

  1. 一種半導體記憶體製程，包含有：提供一半導體基板，具有一記憶體陣列區以及一週邊電路區；於該半導體基板中定義出複數個主動區域；於該主動區域上形成一氧化層，其中該氧化層係作為該週邊電路區內的閘極氧化層；對該氧化層進行一表面處理步驟；於圖案化該氧化層之前，於該氧化層上沈積一第一多晶矽層；於圖案化該第一多晶矽層之前，於該第一多晶矽層上沉積一緩衝層及一硬遮罩層；進行該記憶體陣列區的凹入式存取元件的製作，包括以微影及蝕刻製程在該記憶體陣列區內的該硬遮罩層中形成一開口；進行一乾蝕刻製程，經由該開口向下蝕刻該緩衝層、該第一多晶矽層、該氧化層以及該半導體基板，形成一溝槽；再於該溝槽的表面形成一閘極氧化層，填入金屬閘極，並填滿介電層；去除該硬遮罩層及該緩衝層；以及進行該週邊電路區內的平面式電晶體元件的製作，包括在該週邊電路區內的該第一多晶矽層上沈積一第二多晶矽層，然後利用微影及蝕刻製程，將該第一多晶矽層及該第二多晶矽層蝕刻成一閘極結構。
  2. 如申請專利範圍第1項所述之半導體記憶體製程，其中該表面處理步驟包含有使該氧化層的表面接觸純水。
  3. 如申請專利範圍第2項所述之半導體記憶體製程，其中該表面處理步驟還包含有一旋乾步驟。
  4. 如申請專利範圍第1項所述之半導體記憶體製程，其中該第一多晶矽層是一未摻雜多晶矽層。
  5. 如申請專利範圍第1項所述之半導體記憶體製程，其中該緩衝層包含有氮化矽氧、矽氧層或氧化鋁。
  6. 如申請專利範圍第1項所述之半導體記憶體製程，其中該硬遮罩層包含有氮化矽。
  7. 如申請專利範圍第1項所述之半導體記憶體製程，其中該第二多晶矽層是一未摻雜多晶矽層。
TW102112769A 2013-04-10 2013-04-10 半導體記憶體製程 TWI497609B (zh)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW102112769A TWI497609B (zh) 2013-04-10 2013-04-10 半導體記憶體製程
US14/249,357 US20140308807A1 (en) 2013-04-10 2014-04-10 Method for fabricating a semiconductor memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW102112769A TWI497609B (zh) 2013-04-10 2013-04-10 半導體記憶體製程

Publications (2)

Publication Number Publication Date
TW201440146A TW201440146A (zh) 2014-10-16
TWI497609B true TWI497609B (zh) 2015-08-21

Family

ID=51687079

Family Applications (1)

Application Number Title Priority Date Filing Date
TW102112769A TWI497609B (zh) 2013-04-10 2013-04-10 半導體記憶體製程

Country Status (2)

Country Link
US (1) US20140308807A1 (zh)
TW (1) TWI497609B (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9379197B1 (en) * 2015-10-07 2016-06-28 Inotera Memories, Inc. Recess array device
CN106652972B (zh) * 2017-01-03 2020-06-05 京东方科技集团股份有限公司 显示屏的处理电路、显示方法及显示器件
CN111599813B (zh) * 2020-05-26 2021-05-28 合肥晶合集成电路股份有限公司 一种半导体结构及其制造方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080119019A1 (en) * 2006-11-20 2008-05-22 Jin-Ping Han Semiconductor devices having pFET with SiGe gate electrode and embedded SiGe source/drain regions and methods of making the same
US20080268588A1 (en) * 2007-04-30 2008-10-30 International Business Machines Corporation RECESSED GATE CHANNEL WITH LOW Vt CORNER
TW200921796A (en) * 2007-11-07 2009-05-16 Winbond Electronics Corp Semiconductor device and method of manufacturing thereof

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100561522B1 (ko) * 2003-12-30 2006-03-16 동부아남반도체 주식회사 반도체 소자 분리막 형성 방법
WO2009011709A1 (en) * 2007-07-19 2009-01-22 The Board Of Trustees Of The University Of Illinois High resolution electrohydrodynamic jet printing for manufacturing systems
JP2010010215A (ja) * 2008-06-24 2010-01-14 Oki Semiconductor Co Ltd 半導体装置の製造方法
US20100117118A1 (en) * 2008-08-07 2010-05-13 Dabiran Amir M High electron mobility heterojunction device
KR101584097B1 (ko) * 2009-03-23 2016-01-12 삼성전자주식회사 매립 게이트 전극의 형성방법
DE102009039418B4 (de) * 2009-08-31 2013-08-22 GLOBALFOUNDRIES Dresden Module One Ltd. Liability Company & Co. KG Einstellung der Austrittsarbeit in Gate-Stapeln mit großem ε, die Gatedielektrika mit unterschiedlicher Dicke enthalten
US8779500B2 (en) * 2010-01-22 2014-07-15 Macronix International Co., Ltd. Memory device
US8859367B2 (en) * 2010-07-09 2014-10-14 Micron Technology, Inc. Gate constructions of recessed access devices and methods of forming gate constructions of recessed access devices

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080119019A1 (en) * 2006-11-20 2008-05-22 Jin-Ping Han Semiconductor devices having pFET with SiGe gate electrode and embedded SiGe source/drain regions and methods of making the same
US20080268588A1 (en) * 2007-04-30 2008-10-30 International Business Machines Corporation RECESSED GATE CHANNEL WITH LOW Vt CORNER
TW200921796A (en) * 2007-11-07 2009-05-16 Winbond Electronics Corp Semiconductor device and method of manufacturing thereof

Also Published As

Publication number Publication date
US20140308807A1 (en) 2014-10-16
TW201440146A (zh) 2014-10-16

Similar Documents

Publication Publication Date Title
TWI484567B (zh) 半導體結構與其製造方法
US8716785B2 (en) Method and system for metal gate formation with wider metal gate fill margin
US9412837B2 (en) Methods of manufacturing semiconductor devices
JP2010537433A (ja) 異なる高さの隣接シリコンフィンを製造する方法
US8669152B2 (en) Methods of manufacturing semiconductor devices
US10685880B2 (en) Methods for reducing contact depth variation in semiconductor fabrication
KR20120057818A (ko) 반도체 장치 제조 방법
US10263004B2 (en) Semiconductor device and method of manufacturing
US10529423B2 (en) DRAM device with embedded flash memory for redundancy and fabrication method thereof
TW201913879A (zh) 半導體裝置結構
TW201407788A (zh) 半導體裝置的製造方法以及半導體裝置
US9653600B2 (en) Semiconductor device and method of fabricating same
US9627475B2 (en) Dummy gate structure for semiconductor devices
TWI497609B (zh) 半導體記憶體製程
TWI499005B (zh) 3d記憶體製造方法及結構
US10204914B2 (en) Method for fabricating semiconductor device
US9608087B2 (en) Integrated circuits with spacer chamfering and methods of spacer chamfering
US20180012810A1 (en) Semiconductor structures and fabrication methods thereof
TWI548039B (zh) 半導體裝置的製作方法
US8530306B2 (en) Method of forming a slit recess channel gate
CN113903805B (zh) 半导体结构及其形成方法
US20230146151A1 (en) Semiconductor devices
CN113097137B (zh) 半导体结构及其形成方法
KR101067875B1 (ko) 반도체 소자의 제조방법
US9825041B1 (en) Integrated circuit structure with insulated memory device and related methods