TWI484641B - 主動元件陣列基板 - Google Patents
主動元件陣列基板 Download PDFInfo
- Publication number
- TWI484641B TWI484641B TW100107199A TW100107199A TWI484641B TW I484641 B TWI484641 B TW I484641B TW 100107199 A TW100107199 A TW 100107199A TW 100107199 A TW100107199 A TW 100107199A TW I484641 B TWI484641 B TW I484641B
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- conductive
- active device
- device array
- conductive pads
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
- H01L23/3171—Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/131—Interconnections, e.g. wiring lines or terminals
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02375—Top view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05541—Structure
- H01L2224/05548—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05553—Shape in top view being rectangular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0613—Square or rectangular array
- H01L2224/06133—Square or rectangular array with a staggered arrangement, e.g. depopulated array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0613—Square or rectangular array
- H01L2224/06134—Square or rectangular array covering only portions of the surface to be connected
- H01L2224/06135—Covering only the peripheral area of the surface to be connected, i.e. peripheral arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29199—Material of the matrix
- H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
- H01L23/3192—Multilayer coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/38—Effects and problems related to the device integration
- H01L2924/381—Pitch distance
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Liquid Crystal (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electroluminescent Light Sources (AREA)
Description
本發明是有關於一種顯示裝置,且特別是有關於一種應用於顯示裝置的主動元件陣列基板。
主動元件陣列基板是構成顯示裝置的主體部件之一。主動元件陣列基板通常包括顯示區及位於顯示區旁的周邊電路區,並覆蓋有絕緣保護層,以保護配置於主動元件陣列基板上的各種電子元件。為了實現主動元件陣列基板上各種電子元件與外部積體電路晶片(IC chip)的電性連接,通常需要在主動元件陣列基板的周邊電路區的絕緣保護層中開設接觸孔,以暴露出接墊(pad)。
圖1A為一種習知主動元件陣列基板之周邊電路區的晶片連接單元的局部俯視示意圖。圖1B為圖1A所示之晶片連接單元的一個金屬接墊與積體電路晶片的一個凸塊電性連接的示意圖。請配合參閱圖1A與圖1B,主動元件陣列基板的周邊電路區的晶片連接單元20具有數十個或上百個金屬接墊22,而圖1A僅繪示四個。每一金屬接墊22被一透明導電體25所覆蓋,且每一金屬接墊22連接一條金屬導線23。由於金屬接墊22的數量眾多,為了節省空間,金屬接墊22排列成兩排。此外,每一金屬接墊22對應形成有一個接觸孔24其中接觸孔24的尺寸小於對應之金屬接墊22的尺寸。亦即,接觸孔24暴露出部份金屬接墊22及其上方的透明導電體25。具有此種接觸孔結構的主動元件陣列基板在進行積體電路晶片接合製程時,通常是藉由異方性導電膠的導電粒子30來使金屬接墊22與積體電路晶片26的凸塊(bump)27電性連接。
然而,習知技術中,在積體電路晶片26下方除了凸塊27結合(bonding)區域外皆保留絕緣保護層28。絕緣保護層28因含樹酯(resin)材料而容易吸水膨脹,導致積體電路晶片26的凸塊27與周邊電路區的晶片連接單元20的金屬接墊22容易形成斷路,從而使顯示裝置長期可靠度降低,且易導致顯示異常。
圖2A為另一種習知主動元件陣列基板之周邊電路區的晶片連接單元的局部俯視示意圖。圖2B為圖2A所示之晶片連接單元的一個金屬接墊與積體電路晶片的一個凸塊電性連接的示意圖。請配合參閱圖2A與圖2B,每一晶片連接單元20a僅對應形成有一個接觸孔24a,且接觸孔24a暴露出對應之晶片連接單元20a的所有金屬接墊22。具有此種接觸孔結構的主動元件陣列基板在進行積體電路晶片接合製程時,可以避免因樹脂吸水膨脹產生之斷路問題。但是,由於在積體電路晶片26的凸塊27下方絕緣保護層被全部去除,在進行積體電路晶片接合製程時,若晶片26因對位精度不佳而有所偏移時,則晶片26的凸塊27容易透過異方性導電膠的導電粒子30而與相鄰的導線23電性連接,導致金屬接墊22與相鄰的導線23之間產生短路,從而降低顯示裝置的生產良率。
有鑑於此,本發明提供一種主動元件陣列基板,有利於提高顯示裝置長期可靠度及生產良率。
為達上述及其它優點,本發明提出一種主動元件陣列基板,其包括基板與設置於基板上的絕緣單元。基板具有顯示區與位於顯示區旁的周邊電路區。周邊電路區具有至少一晶片連接單元,每一晶片連接單元包括多個連接部,每一連接部包括導電接墊與電性連接至導電接墊的導線,且這些連接部的這些導電接墊排列成至少兩排。絕緣單元具有對應這些導電接墊之多個接觸孔,以使每一導電接墊被完全暴露。
在本發明之一實施例中,上述之各接觸孔於基板上之正投影面積大於對應之導電接墊於基板上之正投影面積。
在本發明之一實施例中,上述之基板上依序形成有第一導電層、絕緣層、第二導電層、保護層以及樹脂層。而第一導電層包括晶片連接單元,絕緣單元包括絕緣層、保護層及樹脂層,且絕緣層、保護層及樹脂層分別具有對應導電接墊的多個開孔,而絕緣單元的接觸孔係由這些開孔所構成。
在本發明之一實施例中,上述之第一導電層為金屬層,且樹脂層上更形成有第三導電層,第三導電層可是透明導電層或抗氧化金屬層,第三導電層具有對應導電接墊的多個保護圖案,且這些保護圖案透過對應之接觸孔而覆蓋對應之導電接墊。
在本發明之一實施例中,上述之第一導電層為金屬層。
在本發明之一實施例中,上述之基板上依序形成有第一導電層、絕緣層、第二導電層、保護層以及樹脂層。而第二導電層包括晶片連接單元,絕緣單元包括絕緣層、保護層及樹脂層,且保護層及樹脂層分別具有對應導電接墊的多個開孔,而絕緣單元的接觸孔係由這些開孔所構成。
在本發明之一實施例中,上述之第二導電層為金屬層,且樹脂層上更形成有第三導電層,第三導電層可是透明導電層或抗氧化金屬層,第三導電層具有對應導電接墊的多個保護圖案,且這些保護圖案透過對應之接觸孔而覆蓋對應之導電接墊。
在本發明之一實施例中,上述之第二導電層為金屬層。
在本發明之一實施例中,上述之相鄰之兩接觸孔係彼此連通。
在本發明之一實施例中,上述之位於同一排的相鄰兩導電接墊之間存有間距,而相鄰的兩排導電接墊中,位於同一排的導電接墊對應至另一排的間距,且電性連接至同一排的導電接墊的導線係穿過另一排的這些間距。
為達上述及其它優點,本發明還提出一種主動元件陣列基板,其包括基板與設置於基板上的絕緣單元。基板具有顯示區與位於顯示區旁的周邊電路區。周邊電路區具有至少一晶片連接單元,每一晶片連接單元包括多個連接部,每一連接部包括導電接墊與電性連接至導電接墊的導線,這些連接部的這些導電接墊排列成至少兩排。位於同一排的相鄰兩導電接墊之間存有間距,而相鄰的兩排導電接墊中,位於同一排的導電接墊對應至另一排的間距,且電性連接至同一排的導電接墊的導線係穿過另一排的這些間距。絕緣單元具有對應這些導電接墊之接觸孔,以使每一導電接墊被完全暴露,且絕緣單元係覆蓋位於間距內的部份導線。
在本發明之一實施例中,上述之絕緣單元之對應晶片連接單元的部份成指叉狀,以覆蓋位於間距內的部份導線。
本發明一實施例的主動元件陣列基板的多個接觸孔是與導電接墊一一對應的,而且每一導電接墊被完全暴露出來,而在另一實施例中主動元件陣列基板的每一接觸孔足以暴露出對應之晶片連接單元的所有導電接墊,且每一導電接墊被完全暴露。因此,在進行積體電路晶片接合製程時,在積體電路晶片的凸塊整個下方皆沒有絕緣材料,即使絕緣單元的絕緣材料吸濕後膨脹,也不會造成積體電路晶片與主動元件陣列基板的導電接墊間斷路,從而提高顯示裝置長期可靠度及生產良率。此外,在本發明的主動元件陣列基板中,絕緣單元係覆蓋位於間距內的部份導線。因此,在進行積體電路晶片接合製程時,可防止導電接墊與相鄰的導線之間短路,從而提升顯示裝置的生產良率。
為讓本發明之上述和其他目的、特徵和優點能更明顯易懂,下文特舉較佳實施例,並配合所附圖式,作詳細說明如下。
圖3為本發明一實施例中主動元件陣列基板的局部剖面結構示意圖。請參照圖3,主動元件陣列基板100包括基板110。基板110具有顯示區112與位於顯示區112旁的周邊電路區114。顯示區112設置有呈陣列排列的多個主動元件105(圖3僅繪示一個),這些主動元件105例如為薄膜電晶體。本實施例中,在製作主動元件陣列基板100的過程中,基板110上會依序形成有第一導電層131、絕緣層122、半導體層132、第二導電層133、保護層124、樹脂層126以及第三導電層129,以藉由這些膜層形成主動元件陣列及相關電路。其中,根據電路設計需要,位於周邊電路區114的第一導電層131或第二導電層133可包括用以與外部元件(例如積體電路晶片)電性連接的晶片連接單元。
圖4為本發明一實施例中主動元件陣列基板的周邊電路區的一個晶片連接單元的局部俯視示意圖。圖5為沿圖4之II-II線的剖面示意圖。請配合參照圖3至圖5,周邊電路區114具有至少一晶片連接單元140,而圖4僅繪示一個。本實施例是藉由位於周邊電路區114的第一導電層131與外部元件電性連接。更詳細地說,第一導電層131包括晶片連接單元140。每一晶片連接單元140包括多個連接部142。連接部142的數量例如是數十個或數百個,而圖4中僅以四個表示。
每一連接部142包括一個導電接墊143與電性連接至導電接墊143的導線144。這些連接部142的導電接墊143例如是排列成至少兩排。本實施例中,連接部142的導電接墊143例如是排列成相鄰的兩排,為了說明方便,下文將以標號1431表示位於第一排的導電接墊143,並以標號1432表示位於第二排的導電接墊143。第一排的導電接墊1431中,相鄰兩導電接墊1431存有間距145,且相鄰兩導電接墊1432之間存有間距145。第二排的導電接墊1432分別對應至第一排的導電接墊1431的間距145,且連接第二排的導電接墊1432的導線144係分別對應的穿過第一排的導電接墊1431之間的間距145。需要注意的是,連接部142的排列並不限定於以本實施例排列成兩排的情況,也可以為多排排列。此時,相鄰的兩排導電接墊143中,位於同一排的導電接墊143對應至另一排導電接墊143的間距145,且電性連接至同一排的導電接墊143的導線144係穿過另一排的導電接墊143的這些間距145。
此外,上述之絕緣層122、保護層124及樹脂層126組成絕緣單元120。絕緣單元120具有對應導電接墊143之多個接觸孔128,以使每一導電接墊143被完全暴露。也就是說,絕緣層122、保護層124及樹脂層126分別具有對應導電接墊143的多個開孔,而絕緣單元120的接觸孔128係由這些開孔所構成。本實施例中,各接觸孔128於基板110上之正投影面積例如是大於對應之導電接墊143於基板110上之正投影面積,以使導電接墊143被完全暴露出。但是仍然有絕緣單元120覆蓋對應第一排的導電接墊1431之間的間距145之部分,以覆蓋位於第一排的導電接墊1431之間的間距145內的導線144。在另一實施例中,當相鄰兩連接部142比較靠近時或者是接觸孔128的尺寸比較大時,對應第一排的導電接墊1431之接觸孔128可以與對應第二排的導電接墊1432之相鄰的接觸孔128彼此連通。
另外,本實施例中,第一導電層131例如為一般金屬層(即不具抗氧化功能的金屬層),所以形成在樹脂層126上的第三導電層129可填入到接觸孔128中並覆蓋對應的導電接墊143,以保護導電接墊143。第三導電層129可為透明導電層例如可為銦錫氧化物(ITO)或銦鋅氧化物(IZO)等或抗氧化金屬層,但不以此為限。具體而言,第三導電層129包括對應導電接墊143的多個保護圖案129a,且這些保護圖案129a透過對應之接觸孔128而覆蓋對應之導電接墊143。在另一實施例中,第一導電層131也可是抗氧化金屬層,此時,形成於樹脂層126上的第三導電層129可不包括用以覆蓋導電接墊143的保護圖案129a。
圖6為本發明一實施例中主動元件陣列基板之周邊電路區的一個導電接墊與積體電路晶片的一個凸塊電性連接的示意圖。請參閱圖4與圖6,在積體電路晶片200接合至主動元件陣列基板的周邊電路區114時,積體電路晶片200的凸塊210與主動元件陣列基板的周邊電路區114的晶片連接單元140的導電接墊143藉由異方向導電膠中的導電粒子310電性連接。由於接觸孔128使每一導電接墊143被完全暴露,所以當積體電路晶片200精確接合於周邊電路區114時,積體電路晶片200的每一凸塊210整個下方皆沒有絕緣材料。如此,即使絕緣單元120的絕緣材料吸濕後膨脹,也不會造成積體電路晶片200與主動元件陣列基板的導電接墊143間斷路,從而使顯示裝置長期可靠度提高。此外,由於位於第一排的導電接墊1431之間的間距145內的導線144被絕緣單元120覆蓋,因此當積體電路晶片200的接合位置稍有偏差時,凸塊210與位於間距145內的導線144也不會導通,故可防止短路現象,進而提升顯示裝置的生產良率。
圖7為本發明另一實施例之主動元件陣列基板的周邊電路區的局部剖面示意圖。請參照圖4與圖7,本實施例的主動元件陣列基板之周邊電路區的俯視圖與圖4大致相同。本實施例之主動元件陣列基板與上述之主動元件陣列基板100的區別在於,本實施例藉由位於周邊電路區114a的第二導電層133與外部元件電性連接。換言之,本實施例之第二導電層133包括晶片連接單元140,而絕緣單元120a的絕緣層122位於第二導電層133與基板110之間。絕緣單元120a的保護層124及樹脂層126形成於第二導電層133上。保護層124及樹脂層126分別具有對應導電接墊143的多個開孔,以構成絕緣單元120a的接觸孔128。
本實施例中,第二導電層133例如為一般金屬層(即不具抗氧化功能的金屬層),所以形成在樹脂層126上的第三導電層129可填入到接觸孔中,以保護導電接墊143。具體而言,第三導電層129包括對應導電接墊143的多個保護圖案129a,且這些保護圖案129a透過對應之接觸孔128而覆蓋對應之導電接墊143。在另一實施例中,第二導電層133也可是抗氧化金屬層,此時,形成於樹脂層126上的第三導電層129可不包括用以覆蓋導電接墊143的保護圖案129a。
本實施例之主動元件陣列基板的優點與上述之主動元件陣列基板100相似,在此將不再重述。
圖8為本發明另一實施例中主動元件陣列基板的周邊電路區的一個晶片連接單元俯視示意圖。請參照圖8,本實施例的主動元件陣列基板與主動元件陣列基板100大致相同,二者的區別在於周邊電路。本實施例之周邊電路區114b中對應每一晶片連接單元140的絕緣單元120b僅具有一個接觸孔128b。接觸孔128b對應所有導電接墊143,以使每一導電接墊143被完全暴露。本實施例中,絕緣單元120b覆蓋第一排導電接墊1431的間距145,因而也覆蓋位於第一排導電接墊1431的間距145內且連接至第二排導電接墊1431的導線144。具體而言,本實施例中,絕緣單元120b之對應晶片連接單元140的部份例如是成指叉狀,以覆蓋位於間距145內的部份導線144。
當本實施例之主動元件陣列基板與積體電路晶片接合時,由於位於第一排的導電接墊1431的間距145內的導線144被絕緣單元120b覆蓋,因此當積體電路晶片的位置有所偏差時,仍可防止第一排導電接墊1431與連接至第二排導電接墊1432之導線144之間短路,從而提升顯示裝置的生產良率。此外,每一導電接墊143接觸孔128b被完全暴露出,所以即使絕緣單元120b的絕緣材料吸濕後膨脹,也不會造成積體電路晶片與主動元件陣列基板的導電接墊143間斷路,從而使顯示裝置長期可靠度提高。
需注意的是,雖然本實施例中晶片連接單元140是位於第一導電層,但在另一實施例中,晶片連接單元140可位於第二導電層。
綜上所述,本發明之主動元件陣列基板至少具有下列優點其中之一:
1.由於每一導電接墊被完全暴露出來。因此,在進行積體電路晶片接合製程時,在積體電路晶片的凸塊整個下方皆沒有絕緣材料,即使絕緣單元的絕緣材料吸濕後膨脹,也不會造成積體電路晶片與主動元件陣列基板的導電接墊間斷路,從而提高顯示裝置長期可靠度及生產良率。
2.由於絕緣單元係覆蓋位於間距內的部份導線。因此,在進行積體電路晶片接合製程時,可防止導電接墊與相鄰的導線之間短路,從而提升顯示裝置的生產良率。
雖然本發明已以較佳實施例揭露如上,然其並非用以限定本發明,任何熟習此技藝者,在不脫離本發明之精神和範圍內,當可作些許之更動與潤飾,因此本發明之保護範圍當視後附之申請專利範圍所界定者為準。
20、20a...晶片連接單元
22...金屬接墊
23...導線
24、24a...接觸孔
26...積體電路晶片
27...凸塊
28...絕緣保護層
30...導電粒子
100...主動元件陣列基板
105...主動元件
110...基板
112...顯示區
114、114a、114b...周邊電路區
120、120a、120b...絕緣單元
122...絕緣層
124...保護層
126...樹脂層
128、128b...接觸孔
129...第三導電層
129a...保護圖案
131...第一導電層
132...半導體層
133...第二導電層
140...晶片連接單元
142...連接部
143...導電接墊
1431...第一排的導電接墊
1432...第二排的導電接墊
144...導線
145...間距
200...積體電路晶片
210...凸塊
310...導電粒子
圖1A為一種習知主動元件陣列基板之周邊電路區的晶片連接單元的局部俯視示意圖。
圖1B為圖1A所示之晶片連接單元的一個金屬接墊與積體電路晶片的一個凸塊電性連接的示意圖。
圖2A為另一種習知主動元件陣列基板之周邊電路區的晶片連接單元的局部俯視示意圖。
圖2B為圖2A所示之晶片連接單元的一個金屬接墊與積體電路晶片的一個凸塊電性連接的示意圖。
圖3為本發明一實施例中主動元件陣列基板的局部剖面結構示意圖。
圖4為本發明一實施例中主動元件陣列基板的周邊電路區的一個晶片連接單元的局部俯視示意圖。
圖5為沿圖4之II-II線的剖面示意圖。
圖6為本發明一實施例中主動元件陣列基板之周邊電路區的一個導電接墊與積體電路晶片的一個凸塊電性連接的示意圖。
圖7為本發明另一實施例之主動元件陣列基板的周邊電路區的局部剖面示意圖。
圖8為本發明另一實施例中主動元件陣列基板的周邊電路區的一個晶片連接單元俯視示意圖。
114...周邊電路區
120...絕緣單元
128...接觸孔
129a...保護圖案
140...晶片連接單元
142...連接部
143...導電接墊
1431...第一排的導電接墊
1432...第二排的導電接墊
144...導線
145...間距
Claims (18)
- 一種主動元件陣列基板,包括:一基板,具有一顯示區與位於該顯示區旁的一周邊電路區,該周邊電路區具有至少一晶片連接單元,每一晶片連接單元包括多個連接部,每一連接部包括一導電接墊與電性連接至該導電接墊的一導線,且該些連接部的該些導電接墊排列成至少兩排,每一晶片連接單元用以承載一積體電路晶片;以及一絕緣單元,設置於該基板上,並具有對應該些導電接墊之多個接觸孔,以使該些導電接墊的頂面被該些接觸孔完全暴露。
- 如申請專利範圍第1項所述之主動元件陣列基板,其中所有該些接觸孔於該基板上之正投影面積分別大於對應之該些導電接墊於該基板上之正投影面積。
- 如申請專利範圍第1項所述之主動元件陣列基板,其中該基板上依序形成有一第一導電層、一絕緣層、一第二導電層、一保護層以及一樹脂層,而該第一導電層包括該晶片連接單元之排列成至少兩排的該些導電接墊,該絕緣單元包括該絕緣層、該保護層及該樹脂層,且該絕緣層、該保護層及該樹脂層分別具有對應該些導電接墊的多個開孔,而該絕緣單元的該些接觸孔係由該些開孔所構成。
- 如申請專利範圍第3項所述之主動元件陣列基板,其中該第一導電層為一金屬層,且該樹脂層上更形成有一第三導電 層,該第三導電層具有對應該些導電接墊的多個保護圖案,且該些保護圖案透過該些接觸孔而覆蓋該些導電接墊。
- 如申請專利範圍第3項所述之主動元件陣列基板,其中該第一導電層為一金屬層。
- 如申請專利範圍第1項所述之主動元件陣列基板,其中該基板上依序形成有一第一導電層、一絕緣層、一第二導電層、一保護層以及一樹脂層,而該第二導電層包括該晶片連接單元之排列成至少兩排的該些導電接墊,該絕緣單元包括該絕緣層、該保護層及該樹脂層,且該保護層及該樹脂層分別具有對應該些導電接墊的多個開孔,而該絕緣單元的該些接觸孔係由該些開孔所構成。
- 如申請專利範圍第6項所述之主動元件陣列基板,其中該第二導電層為一金屬層,且該樹脂層上更形成有一第三導電層,該第三導電層具有對應該些導電接墊的多個保護圖案,且該些保護圖案透過該些接觸孔而覆蓋該些導電接墊。
- 如申請專利範圍第6項所述之主動元件陣列基板,其中該第二導電層為一金屬層。
- 如申請專利範圍第1項所述之主動元件陣列基板,其中相鄰之兩接觸孔係彼此連通。
- 如申請專利範圍第1項所述之主動元件陣列基板,其 中位於同一排的相鄰兩導電接墊之間存有一間距,而相鄰的兩排該些導電接墊中,位於同一排的該些導電接墊對應至另一排的該些間距,且部份該些導線係經由該些間距而電性連接至該些導電接墊。
- 一種主動元件陣列基板,包括:一基板,具有一顯示區與位於該顯示區旁的一周邊電路區,該周邊電路區具有至少一晶片連接單元,每一晶片連接單元包括多個連接部,每一連接部包括一導電接墊與電性連接至該導電接墊的一導線,該些連接部的該些導電接墊排列成至少兩排,位於同一排的相鄰兩導電接墊之間存有一間距,而相鄰的兩排該些導電接墊中,位於同一排的該些導電接墊對應至另一排的該些間距,且部份該些導線係經由該些間距而電性連接至該些導電接墊;一絕緣單元,設置於該基板上,並具有對應該些導電接墊之一接觸孔,以使該些導電接墊被同一該接觸孔完全暴露,且該絕緣單元係覆蓋位於該些間距內的部份該些導線。
- 如申請專利範圍第11項所述之主動元件陣列基板,其中該絕緣單元之對應該晶片連接單元的部份成指叉狀,以覆蓋位於該些間距內的部份該些導線。
- 如申請專利範圍第11項所述之主動元件陣列基板,其中該基板上依序形成有一第一導電層、一絕緣層、一第二導電層、一保護層以及一樹脂層,而該第一導電層包括該晶片連接單元之排列成至少兩排的該些導電接墊,該絕緣單元包括該絕 緣層、該保護層及該樹脂層,且該絕緣層、該保護層及該樹脂層分別具有一開孔,而該絕緣單元的該接觸孔係由該些開孔所構成。
- 如申請專利範圍第13項所述之主動元件陣列基板,其中該第一導電層為一金屬層,且該樹脂層上更形成有一第三導電層,該第三導電層具有對應該些導電接墊的多個保護圖案,且該些保護圖案透過該接觸孔而覆蓋該些導電接墊。
- 如申請專利範圍第13項所述之主動元件陣列基板,其中該第一導電層為一金屬層。
- 如申請專利範圍第11項所述之主動元件陣列基板,其中該基板上依序形成有一第一導電層、一絕緣層、一第二導電層、一保護層以及一樹脂層,而該第二導電層包括該晶片連接單元之排列成至少兩排的該些導電接墊,該絕緣單元包括該絕緣層、該保護層及該樹脂層,且該保護層及該樹脂層分別具有一開孔,而該絕緣單元的該接觸孔係由該些開孔所構成。
- 如申請專利範圍第16項所述之主動元件陣列基板,其中該第二導電層為一金屬層,且該樹脂層上更形成有一第三導電層,該第三導電層具有對應該些導電接墊的多個保護圖案,且該些保護圖案透過該接觸孔而覆蓋該些導電接墊。
- 如申請專利範圍第16項所述之主動元件陣列基板,其中該第二導電層為一金屬層。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW100107199A TWI484641B (zh) | 2011-03-03 | 2011-03-03 | 主動元件陣列基板 |
CN2011100849062A CN102655135A (zh) | 2011-03-03 | 2011-04-06 | 有源元件阵列基板 |
US13/280,487 US9123679B2 (en) | 2011-03-03 | 2011-10-25 | Active matrix substrate |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW100107199A TWI484641B (zh) | 2011-03-03 | 2011-03-03 | 主動元件陣列基板 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201238052A TW201238052A (en) | 2012-09-16 |
TWI484641B true TWI484641B (zh) | 2015-05-11 |
Family
ID=46730736
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW100107199A TWI484641B (zh) | 2011-03-03 | 2011-03-03 | 主動元件陣列基板 |
Country Status (3)
Country | Link |
---|---|
US (1) | US9123679B2 (zh) |
CN (1) | CN102655135A (zh) |
TW (1) | TWI484641B (zh) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106941093B (zh) * | 2017-05-12 | 2019-10-11 | 京东方科技集团股份有限公司 | 显示装置、阵列基板及其制造方法 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040241987A1 (en) * | 2001-11-12 | 2004-12-02 | Bo-Sung Kim | Contact portion of semiconductor device, and thin film transistor array panel for display device including the contact portion |
CN2729758Y (zh) * | 2004-07-12 | 2005-09-28 | 广辉电子股份有限公司 | 液晶显示器像素结构以及液晶显示面板 |
US20070171348A1 (en) * | 2003-08-29 | 2007-07-26 | Samsung Electronics Co., Ltd | Display device and panel therefor |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100262954B1 (ko) * | 1997-09-03 | 2000-08-01 | 구본준 | 액정 표시 장치 제조 방법 및 그 제조 방법에 의한 구조 |
KR100280889B1 (ko) * | 1998-06-30 | 2001-02-01 | 구본준, 론 위라하디락사 | 액정 표시 장치의 패드부 제조 방법 및 그 방법에 의한 액정 표시 장치 |
KR100720095B1 (ko) * | 2000-11-07 | 2007-05-18 | 삼성전자주식회사 | 박막 트랜지스터 어레이 기판 및 그 제조 방법 |
KR100390456B1 (ko) * | 2000-12-13 | 2003-07-07 | 엘지.필립스 엘시디 주식회사 | 액정 디스플레이 패널 및 그 제조방법 |
KR100443831B1 (ko) * | 2001-12-20 | 2004-08-09 | 엘지.필립스 엘시디 주식회사 | 액정표시소자의 제조 방법 |
KR101041146B1 (ko) * | 2009-09-02 | 2011-06-13 | 삼성모바일디스플레이주식회사 | 표시 장치 |
JP2013029532A (ja) * | 2009-11-20 | 2013-02-07 | Sharp Corp | 液晶表示装置および液晶表示装置の製造方法 |
-
2011
- 2011-03-03 TW TW100107199A patent/TWI484641B/zh active
- 2011-04-06 CN CN2011100849062A patent/CN102655135A/zh active Pending
- 2011-10-25 US US13/280,487 patent/US9123679B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040241987A1 (en) * | 2001-11-12 | 2004-12-02 | Bo-Sung Kim | Contact portion of semiconductor device, and thin film transistor array panel for display device including the contact portion |
US20070171348A1 (en) * | 2003-08-29 | 2007-07-26 | Samsung Electronics Co., Ltd | Display device and panel therefor |
CN2729758Y (zh) * | 2004-07-12 | 2005-09-28 | 广辉电子股份有限公司 | 液晶显示器像素结构以及液晶显示面板 |
Also Published As
Publication number | Publication date |
---|---|
TW201238052A (en) | 2012-09-16 |
CN102655135A (zh) | 2012-09-05 |
US9123679B2 (en) | 2015-09-01 |
US20120223443A1 (en) | 2012-09-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4473807B2 (ja) | 積層半導体装置及び積層半導体装置の下層モジュール | |
TWI309455B (en) | The arrangement of conductive pads on grid array package and on circuit board | |
US7719104B2 (en) | Circuit board structure with embedded semiconductor chip and method for fabricating the same | |
TWI520283B (zh) | 加強扇出晶圓級封裝 | |
US20070164457A1 (en) | Semiconductor package, substrate with conductive post, stacked type semiconductor device, manufacturing method of semiconductor package and manufacturing method of stacked type semiconductor device | |
TW201828418A (zh) | 薄型扇出式多晶片堆疊封裝構造 | |
TWI556379B (zh) | 半導體封裝件及其製法 | |
TWI496258B (zh) | 封裝基板之製法 | |
TW201533860A (zh) | 配線基板及使用其之半導體裝置 | |
CN106601692B (zh) | 半导体封装件、制造该半导体封装件的方法及半导体模块 | |
TWI517318B (zh) | 具金屬柱組之基板及具金屬柱組之封裝結構 | |
JP2014096547A (ja) | 半導体装置及びその製造方法 | |
JP7273654B2 (ja) | 半導体装置、その製造方法および電子装置 | |
KR20100095901A (ko) | 적층형 반도체 패키지 | |
TWI484641B (zh) | 主動元件陣列基板 | |
JP2013038302A (ja) | 半導体装置 | |
JP5666366B2 (ja) | 半導体装置の製造方法 | |
US7135642B2 (en) | Integrated circuit carrier with conductive rings and semiconductor device integrated with the carrier | |
KR20090041936A (ko) | 반도체 소자의 금속 패드 | |
TWI394252B (zh) | 封裝基板結構 | |
JP4737995B2 (ja) | 半導体装置 | |
TWI501370B (zh) | 半導體封裝件及其製法 | |
TWI435427B (zh) | 半導體承載件暨封裝件及其製法 | |
TWI520295B (zh) | 具金屬柱組及導電孔組之基板及具金屬柱組及導電孔組之封裝結構 | |
TWI492358B (zh) | 半導體封裝件及其製法 |