TWI456904B - 時脈同步電路及設有該時脈同步電路之半導體裝置 - Google Patents

時脈同步電路及設有該時脈同步電路之半導體裝置 Download PDF

Info

Publication number
TWI456904B
TWI456904B TW096123098A TW96123098A TWI456904B TW I456904 B TWI456904 B TW I456904B TW 096123098 A TW096123098 A TW 096123098A TW 96123098 A TW96123098 A TW 96123098A TW I456904 B TWI456904 B TW I456904B
Authority
TW
Taiwan
Prior art keywords
clock
signal
circuit
counting
count value
Prior art date
Application number
TW096123098A
Other languages
English (en)
Other versions
TW200820627A (en
Inventor
Masami Endo
Daisuke Kawae
Yoshiyuki Kurokawa
Takayuki Ikeda
Original Assignee
Semiconductor Energy Lab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Lab filed Critical Semiconductor Energy Lab
Publication of TW200820627A publication Critical patent/TW200820627A/zh
Application granted granted Critical
Publication of TWI456904B publication Critical patent/TWI456904B/zh

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Thin Film Transistor (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Manipulation Of Pulses (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Claims (6)

  1. 一種時脈同步電路，包含：檢測接收的資料信號的變化點並計數該接收的資料信號的資料信號計數電路；計數值比較器，用以將透過計數該接收的資料信號所獲得的第一計數值與比較值比較；輸出時脈信號的時脈產生電路；對該時脈信號進行計數並獲得第二計數值的時脈計數電路；對從該時脈計數電路輸出的信號進行分頻的分頻電路；以及根據從該分頻電路輸出的信號輸出基準時脈信號的裝置，其中，該計數值比較器根據從該資料信號計數電路輸出的信號輸出重設信號，並且，該時脈計數電路根據該重設信號重設該第二計數值。
  2. 如申請專利範圍第1項之時脈同步電路，其中，該時脈產生電路包括環形振盪器。
  3. 如申請專利範圍第1項之時脈同步電路，其中，該時脈產生電路包括晶體振盪器。
  4. 一種半導體裝置，包含：用於透過無線通訊將信號發送到讀出器/寫入器並從讀出器/寫入器接收信號的天線；檢測從該讀出器/寫入器接收的資料信號的變化點並 計數該資料信號的資料信號計數電路；計數值比較器，用以將透過計數該資料信號所獲得的第一計數值與比較值比較；輸出時脈信號的時脈產生電路；對該時脈信號進行計數並獲得第二計數值的時脈計數電路；對從該時脈計數電路輸出的信號進行分頻的分頻電路；以及根據從該分頻電路輸出的信號輸出基準時脈信號的裝置，其中，該計數值比較器根據從該資料信號計數電路輸出的信號輸出重設信號，並且，該時脈計數電路根據該重設信號重設該第二計數值。
  5. 如申請專利範圍第4項之半導體裝置，其中，該時脈產生電路包括環形振盪器。
  6. 如申請專利範圍第4項之半導體裝置，其中，該時脈產生電路包括晶體振盪器。
TW096123098A 2006-06-30 2007-06-26 時脈同步電路及設有該時脈同步電路之半導體裝置 TWI456904B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006181966 2006-06-30

Publications (2)

Publication Number Publication Date
TW200820627A TW200820627A (en) 2008-05-01
TWI456904B true TWI456904B (zh) 2014-10-11

Family

ID=38565605

Family Applications (1)

Application Number Title Priority Date Filing Date
TW096123098A TWI456904B (zh) 2006-06-30 2007-06-26 時脈同步電路及設有該時脈同步電路之半導體裝置

Country Status (5)

Country Link
US (1) US8374303B2 (zh)
EP (1) EP1873959A3 (zh)
KR (1) KR101358951B1 (zh)
CN (1) CN101098139B (zh)
TW (1) TWI456904B (zh)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI427458B (zh) * 2006-11-30 2014-02-21 Semiconductor Energy Lab 時脈產生電路以及具有時脈產生電路之半導體裝置
KR101428787B1 (ko) * 2007-02-08 2014-08-08 가부시키가이샤 한도오따이 에네루기 켄큐쇼 클록 신호 생성 회로 및 반도체 장치
US7667549B2 (en) * 2007-04-26 2010-02-23 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and driving method thereof
KR101668503B1 (ko) * 2008-11-26 2016-10-28 씬 필름 일렉트로닉스 에이에스에이 박막 트랜지스터에 기반한 회로에 대한 랜덤 지연 생성
CN102129588B (zh) * 2011-04-14 2013-04-24 中国电子技术标准化研究所 一种用于rfid系统的同步注入解码方法和系统
US10191466B2 (en) 2015-01-28 2019-01-29 Lam Research Corporation Systems and methods for synchronizing execution of recipe sets
CN108363675B (zh) * 2018-02-05 2021-03-05 成都天诚慧芯科技有限公司 一种伴随时钟同步方法及数字图像伽马校正硬件实现方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4694196A (en) * 1984-12-07 1987-09-15 American Telephone And Telegraph Company And At&T Information Systems Clock recovery circuit
EP1158457A1 (en) * 2000-05-26 2001-11-28 Sony Corporation Data synchronizer and data synchronization method
US20050195326A1 (en) * 2004-03-04 2005-09-08 Nec Electronics Corporation False-positive detection prevention circuit for preventing false-positive detection of signals on which abnormal signals are superimposed

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06296184A (ja) * 1993-04-08 1994-10-21 Fujitsu Ltd クロック再生回路
JPH088892A (ja) 1994-06-22 1996-01-12 Nec Eng Ltd 位相制御回路
JPH09275364A (ja) * 1996-04-08 1997-10-21 Toyota Autom Loom Works Ltd スペクトラム拡散通信用同期装置
JP3401610B2 (ja) * 1996-04-10 2003-04-28 アンリツ株式会社 信号多重装置
US6021503A (en) * 1996-12-21 2000-02-01 Micron Communications, Inc. Bit synchronization for interrogator
JPH10190568A (ja) * 1996-12-27 1998-07-21 Matsushita Electric Ind Co Ltd 無線受信装置
US6134285A (en) 1997-05-28 2000-10-17 Integrated Memory Logic, Inc. Asynchronous data receiving circuit and method
JP4159187B2 (ja) * 1999-07-30 2008-10-01 富士通株式会社 Ｐｓｋ信号のキャリア同期型復調装置
JP3921321B2 (ja) * 2000-01-27 2007-05-30 株式会社ルネサステクノロジ 記録メディア読み出しシステム
JP2002082830A (ja) * 2000-02-14 2002-03-22 Mitsubishi Electric Corp インターフェイス回路
JP2001352317A (ja) 2000-06-07 2001-12-21 Sharp Corp 位相同期回路
US7057511B2 (en) 2001-02-12 2006-06-06 Symbol Technologies, Inc. Method, system, and apparatus for communicating with a RFID tag population
KR100484252B1 (ko) * 2002-11-27 2005-04-22 주식회사 하이닉스반도체 지연 고정 루프 회로
JP3982464B2 (ja) * 2003-06-24 2007-09-26 株式会社デンソー 通信装置
US7494066B2 (en) 2003-12-19 2009-02-24 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US7472296B2 (en) 2004-02-20 2008-12-30 Semiconductor Energy Laboratory Co., Ltd. Integrated circuit, semiconductor device and ID chip
KR20050098142A (ko) * 2004-04-06 2005-10-11 삼성전자주식회사 직렬 통신 인터페이스를 통해 호스트와 통신하는 전자 장치
DE102004032547A1 (de) 2004-07-06 2006-02-02 Atmel Germany Gmbh Transponder mit einer Taktversorgungseinheit
GB2416968A (en) 2004-07-30 2006-02-08 Hewlett Packard Development Co Clock circuit for RFID tag which forces a change in oscillator state in response to transition in received signal to achieve immediate synchronisation
JP4683617B2 (ja) * 2005-01-27 2011-05-18 ルネサスエレクトロニクス株式会社 マイクロコンピュータおよびマイクロコンピュータの最適化方法
US7406297B2 (en) 2005-05-30 2008-07-29 Semiconductor Energy Laboratory Co., Ltd. Clock generation circuit and semiconductor device provided therewith
US7956833B2 (en) * 2006-06-16 2011-06-07 Seiko Epson Corporation Display driver, electro-optical device, and electronic instrument

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4694196A (en) * 1984-12-07 1987-09-15 American Telephone And Telegraph Company And At&T Information Systems Clock recovery circuit
EP1158457A1 (en) * 2000-05-26 2001-11-28 Sony Corporation Data synchronizer and data synchronization method
US20050195326A1 (en) * 2004-03-04 2005-09-08 Nec Electronics Corporation False-positive detection prevention circuit for preventing false-positive detection of signals on which abnormal signals are superimposed

Also Published As

Publication number Publication date
US8374303B2 (en) 2013-02-12
KR101358951B1 (ko) 2014-02-06
KR20080003261A (ko) 2008-01-07
TW200820627A (en) 2008-05-01
EP1873959A2 (en) 2008-01-02
US20080012616A1 (en) 2008-01-17
CN101098139A (zh) 2008-01-02
EP1873959A3 (en) 2012-07-25
CN101098139B (zh) 2013-06-19

Similar Documents

Publication Publication Date Title
TWI456904B (zh) 時脈同步電路及設有該時脈同步電路之半導體裝置
JP2011023804A5 (ja) 位相同期ループ回路
US9792247B2 (en) Systems and methods for chip to chip communication
CN102331979B (zh) 应用于usb设备的动态时钟频率校准方法
KR20170027730A (ko) 네트워크 클록 비교 시스템들 및 방법들
TWI700672B (zh) 判斷移動中轉頻器的通過時間
KR20130040939A (ko) 양방향 레인징 메시징 방식
EP2094002A3 (en) Electronic communication system and endoscope system
TWI410806B (zh) A method and a circuit for correcting the frequency of the USB device, and a method of identifying whether or not the input packet is a tag packet
WO2018210277A1 (zh) 时钟同步的方法和装置、计算机存储介质
US8354961B2 (en) Direction finding system and direction finding apparatus
TW200721767A (en) Transmitting/receiving device and communication system using the same
KR102226879B1 (ko) 부정확한 링크를 통한 이벤트들의 정확한 시간 태깅 시스템 및 그 방법
JP2010178137A5 (ja) 半導体装置
JP2018534686A (ja) コントローラおよびセンサを同期するための装置および方法
US11397446B2 (en) Circuit device, electronic device, communication system, and vehicle electronic key system
JP2013120979A (ja) 電子装置
TWI420802B (zh) 自動校正頻率之頻率校正電路及其方法
US20140293748A1 (en) Magnetic synchronization for a positioning system
US9054851B2 (en) Dithering circuit for serial data transmission
JP2008084303A5 (zh)
TW200711313A (en) Clock jitter estimation apparatus, systems, and methods
JP2008002866A (ja) 位置検出システムおよび位置検出方法
TW201142338A (en) Apparatus for positioning using average phase difference and method for the same
JP2008160817A5 (zh)

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees