TWI371850B - Capacitor-less volatile memory cell, device, system and method of making same - Google Patents
Capacitor-less volatile memory cell, device, system and method of making sameInfo
- Publication number
- TWI371850B TWI371850B TW097106683A TW97106683A TWI371850B TW I371850 B TWI371850 B TW I371850B TW 097106683 A TW097106683 A TW 097106683A TW 97106683 A TW97106683 A TW 97106683A TW I371850 B TWI371850 B TW I371850B
- Authority
- TW
- Taiwan
- Prior art keywords
- capacitor
- memory cell
- volatile memory
- making same
- less volatile
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/403—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh
- G11C11/405—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh with three charge-transfer gates, e.g. MOS transistors, per cell
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/408—Address circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0288—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using passive elements as protective elements, e.g. resistors, capacitors, inductors, spark-gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66666—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7841—Field effect transistors with field effect produced by an insulated gate with floating body, e.g. programmable transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/20—DRAM devices comprising floating-body transistors, e.g. floating-body cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/07—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common
- H01L27/0705—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common comprising components of the field effect type
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Memories (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/711,449 US7919800B2 (en) | 2007-02-26 | 2007-02-26 | Capacitor-less memory cells and cell arrays |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200901444A TW200901444A (en) | 2009-01-01 |
TWI371850B true TWI371850B (en) | 2012-09-01 |
Family
ID=39493686
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW097106683A TWI371850B (en) | 2007-02-26 | 2008-02-26 | Capacitor-less volatile memory cell, device, system and method of making same |
Country Status (7)
Country | Link |
---|---|
US (6) | US7919800B2 (zh) |
EP (1) | EP2130228A1 (zh) |
JP (1) | JP5088589B2 (zh) |
KR (1) | KR101176706B1 (zh) |
CN (1) | CN101641788B (zh) |
TW (1) | TWI371850B (zh) |
WO (1) | WO2008106358A1 (zh) |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7919800B2 (en) | 2007-02-26 | 2011-04-05 | Micron Technology, Inc. | Capacitor-less memory cells and cell arrays |
FR2920590B1 (fr) * | 2007-08-28 | 2009-11-20 | New Imaging Technologies Sas | Pixel actif cmos a tres grande dynamique de fonctionnement |
KR100945508B1 (ko) * | 2007-11-16 | 2010-03-09 | 주식회사 하이닉스반도체 | 제로 캐패시터 램 및 그의 제조방법 |
KR100912965B1 (ko) * | 2007-12-24 | 2009-08-20 | 주식회사 하이닉스반도체 | 수직 채널 트랜지스터를 구비한 반도체 소자의 제조 방법 |
US7929343B2 (en) * | 2009-04-07 | 2011-04-19 | Micron Technology, Inc. | Methods, devices, and systems relating to memory cells having a floating body |
US8148780B2 (en) | 2009-03-24 | 2012-04-03 | Micron Technology, Inc. | Devices and systems relating to a memory cell having a floating body |
US8138541B2 (en) | 2009-07-02 | 2012-03-20 | Micron Technology, Inc. | Memory cells |
KR101881447B1 (ko) | 2012-03-22 | 2018-07-25 | 삼성전자주식회사 | 커패시터리스 메모리 소자 |
CN103139499B (zh) * | 2013-03-21 | 2016-08-31 | 北京思比科微电子技术股份有限公司 | 具有可变转换增益的图像传感器有源像素及图像传感器 |
US9105707B2 (en) | 2013-07-24 | 2015-08-11 | International Business Machines Corporation | ZRAM heterochannel memory |
US10347656B2 (en) * | 2016-07-18 | 2019-07-09 | Semiconductor Components Industries, Llc | Semiconductor device and monolithic semiconductor device including a power semiconductor device and a control circuit |
EP3688805A4 (en) | 2017-09-29 | 2021-04-14 | INTEL Corporation | VERTICAL BACKEND TRANSISTOR WITH FERROELECTRIC MATERIAL |
US10825931B2 (en) * | 2018-02-13 | 2020-11-03 | Nanya Technology Corporation | Semiconductor device with undercutted-gate and method of fabricating the same |
US10374033B1 (en) * | 2018-03-08 | 2019-08-06 | Micron Technology, Inc. | Semiconductor assemblies having semiconductor material regions with contoured upper surfaces |
US11888034B2 (en) | 2019-06-07 | 2024-01-30 | Intel Corporation | Transistors with metal chalcogenide channel materials |
US11777029B2 (en) | 2019-06-27 | 2023-10-03 | Intel Corporation | Vertical transistors for ultra-dense logic and memory applications |
US11171243B2 (en) | 2019-06-27 | 2021-11-09 | Intel Corporation | Transistor structures with a metal oxide contact buffer |
EP3916760B1 (en) * | 2020-05-28 | 2024-07-03 | Imec VZW | A method for producing an undercut in a 300 mm silicon-on-insulator platform |
US11646372B2 (en) | 2020-09-19 | 2023-05-09 | International Business Machines Corporation | Vertical transistor floating body one transistor DRAM memory cell |
US11742306B2 (en) * | 2021-01-07 | 2023-08-29 | Micron Technology, Inc. | Layouts for pads and conductive lines of memory devices, and related devices, systems, and methods |
JP7381145B2 (ja) * | 2021-04-06 | 2023-11-15 | ユニサンティス エレクトロニクス シンガポール プライベート リミテッド | メモリ素子を有する半導体装置 |
WO2024116244A1 (ja) * | 2022-11-28 | 2024-06-06 | ユニサンティス エレクトロニクス シンガポール プライベート リミテッド | メモリ素子を有した半導体装置 |
WO2024127518A1 (ja) * | 2022-12-13 | 2024-06-20 | ユニサンティス エレクトロニクス シンガポール プライベート リミテッド | 半導体素子を用いたメモリ装置 |
Family Cites Families (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4890144A (en) | 1987-09-14 | 1989-12-26 | Motorola, Inc. | Integrated circuit trench cell |
US4794561A (en) * | 1987-07-02 | 1988-12-27 | Integrated Device Technology, Inc. | Static ram cell with trench pull-down transistors and buried-layer ground plate |
US5066607A (en) * | 1987-11-30 | 1991-11-19 | Texas Instruments Incorporated | Method of making a trench DRAM cell with dynamic gain |
US5285093A (en) * | 1992-10-05 | 1994-02-08 | Motorola, Inc. | Semiconductor memory cell having a trench structure |
US5448513A (en) | 1993-12-02 | 1995-09-05 | Regents Of The University Of California | Capacitorless DRAM device on silicon-on-insulator substrate |
KR0132577Y1 (ko) | 1993-12-31 | 1998-12-15 | 전성원 | 자체 기전력을 발생시키는 충돌 감지센서 및 그를 이용한 에어백 시스템 |
US6110798A (en) * | 1996-01-05 | 2000-08-29 | Micron Technology, Inc. | Method of fabricating an isolation structure on a semiconductor substrate |
KR100215866B1 (ko) * | 1996-04-12 | 1999-08-16 | 구본준 | 커패시터가 없는 디램 및 그의 제조방법 |
US6368988B1 (en) * | 1999-07-16 | 2002-04-09 | Micron Technology, Inc. | Combined gate cap or digit line and spacer deposition using HDP |
JP4216483B2 (ja) * | 2001-02-15 | 2009-01-28 | 株式会社東芝 | 半導体メモリ装置 |
JP3884266B2 (ja) | 2001-02-19 | 2007-02-21 | 株式会社東芝 | 半導体メモリ装置及びその製造方法 |
US6661042B2 (en) * | 2002-03-11 | 2003-12-09 | Monolithic System Technology, Inc. | One-transistor floating-body DRAM cell in bulk CMOS process with electrically isolated charge storage region |
US6784076B2 (en) * | 2002-04-08 | 2004-08-31 | Micron Technology, Inc. | Process for making a silicon-on-insulator ledge by implanting ions from silicon source |
JP4880867B2 (ja) | 2002-04-10 | 2012-02-22 | セイコーインスツル株式会社 | 薄膜メモリ、アレイとその動作方法および製造方法 |
US6917078B2 (en) * | 2002-08-30 | 2005-07-12 | Micron Technology Inc. | One transistor SOI non-volatile random access memory cell |
US6888200B2 (en) * | 2002-08-30 | 2005-05-03 | Micron Technology Inc. | One transistor SOI non-volatile random access memory cell |
US6861689B2 (en) * | 2002-11-08 | 2005-03-01 | Freescale Semiconductor, Inc. | One transistor DRAM cell structure and method for forming |
US6812150B2 (en) * | 2002-12-26 | 2004-11-02 | Micron Technology, Inc. | Methods for making semiconductor device structures with capacitor containers and contact apertures having increased aspect ratios |
US7233522B2 (en) * | 2002-12-31 | 2007-06-19 | Sandisk 3D Llc | NAND memory array incorporating capacitance boosting of channel regions in unselected memory cells and method for operation of same |
US6714436B1 (en) * | 2003-03-20 | 2004-03-30 | Motorola, Inc. | Write operation for capacitorless RAM |
US7085153B2 (en) * | 2003-05-13 | 2006-08-01 | Innovative Silicon S.A. | Semiconductor memory cell, array, architecture and device, and method of operating same |
JP4077381B2 (ja) | 2003-08-29 | 2008-04-16 | 株式会社東芝 | 半導体集積回路装置 |
US7045407B2 (en) * | 2003-12-30 | 2006-05-16 | Intel Corporation | Amorphous etch stop for the anisotropic etching of substrates |
US7112513B2 (en) * | 2004-02-19 | 2006-09-26 | Micron Technology, Inc. | Sub-micron space liner and densification process |
US7224002B2 (en) | 2004-05-06 | 2007-05-29 | Micron Technology, Inc. | Silicon on insulator read-write non-volatile memory comprising lateral thyristor and trapping layer |
KR100618698B1 (ko) * | 2004-06-21 | 2006-09-08 | 주식회사 하이닉스반도체 | 반도체 소자 및 그의 제조방법 |
US7158410B2 (en) | 2004-08-27 | 2007-01-02 | Micron Technology, Inc. | Integrated DRAM-NVRAM multi-level memory |
US7390710B2 (en) * | 2004-09-02 | 2008-06-24 | Micron Technology, Inc. | Protection of tunnel dielectric using epitaxial silicon |
US20060125121A1 (en) * | 2004-12-15 | 2006-06-15 | Chih-Hsin Ko | Capacitor-less 1T-DRAM cell with Schottky source and drain |
KR100640616B1 (ko) * | 2004-12-21 | 2006-11-01 | 삼성전자주식회사 | 매몰 게이트 패턴을 포함하는 전계 효과 트랜지스터구조물 및 그것을 포함하는 반도체 소자의 제조방법 |
KR100663368B1 (ko) * | 2005-12-07 | 2007-01-02 | 삼성전자주식회사 | 반도체 메모리 장치 및 이 장치의 데이터 라이트 및 리드방법 |
KR100675300B1 (ko) | 2006-01-06 | 2007-01-29 | 삼성전자주식회사 | 캐패시터가 없는 동적 메모리 셀을 구비한 반도체 메모리장치 및 이 장치의 데이터 라이트 및 리드 방법 |
US7919800B2 (en) | 2007-02-26 | 2011-04-05 | Micron Technology, Inc. | Capacitor-less memory cells and cell arrays |
-
2007
- 2007-02-26 US US11/711,449 patent/US7919800B2/en active Active
-
2008
- 2008-02-21 EP EP08730376A patent/EP2130228A1/en not_active Withdrawn
- 2008-02-21 JP JP2009551009A patent/JP5088589B2/ja active Active
- 2008-02-21 CN CN2008800092896A patent/CN101641788B/zh active Active
- 2008-02-21 WO PCT/US2008/054561 patent/WO2008106358A1/en active Application Filing
- 2008-02-21 KR KR1020097018933A patent/KR101176706B1/ko active IP Right Grant
- 2008-02-26 TW TW097106683A patent/TWI371850B/zh active
-
2011
- 2011-03-28 US US13/073,624 patent/US8203866B2/en active Active
-
2012
- 2012-06-15 US US13/524,809 patent/US8451650B2/en active Active
-
2013
- 2013-05-24 US US13/902,498 patent/US8582350B2/en active Active
- 2013-10-10 US US14/050,500 patent/US8724372B2/en active Active
-
2014
- 2014-04-07 US US14/246,896 patent/US9293185B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US20140036584A1 (en) | 2014-02-06 |
KR101176706B1 (ko) | 2012-08-23 |
US8203866B2 (en) | 2012-06-19 |
US8582350B2 (en) | 2013-11-12 |
US20130252390A1 (en) | 2013-09-26 |
KR20090118967A (ko) | 2009-11-18 |
US8724372B2 (en) | 2014-05-13 |
US7919800B2 (en) | 2011-04-05 |
US20080205133A1 (en) | 2008-08-28 |
JP5088589B2 (ja) | 2012-12-05 |
US20110170364A1 (en) | 2011-07-14 |
CN101641788B (zh) | 2012-08-08 |
JP2010519770A (ja) | 2010-06-03 |
WO2008106358A1 (en) | 2008-09-04 |
US9293185B2 (en) | 2016-03-22 |
US20140219017A1 (en) | 2014-08-07 |
US8451650B2 (en) | 2013-05-28 |
US20120258577A1 (en) | 2012-10-11 |
EP2130228A1 (en) | 2009-12-09 |
CN101641788A (zh) | 2010-02-03 |
TW200901444A (en) | 2009-01-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI371850B (en) | Capacitor-less volatile memory cell, device, system and method of making same | |
TWI563382B (en) | Solid state memory device and method for translating therein | |
EP2169558A4 (en) | MEMORY OPERATING DEVICE AND MEMORY REFRESHING PROCESS | |
TWI367486B (en) | Memory device and refresh method thereof | |
TWI369612B (en) | Storage device and storage device access control method | |
EP2080217A4 (en) | DRAM CELL STRUCTURE TO A TRANSISTOR AND METHOD OF FORMATION | |
WO2008121306A9 (en) | Memory management system and method | |
EP2120189A4 (en) | NON-VOLATILE MEMORY ARRANGEMENT, NON-VOLATILE STORAGE SYSTEM AND ACCESS ARRANGEMENT | |
EP2075706A4 (en) | MEMORY ARRANGEMENT AND REFRESH ADJUSTMENT PROCEDURE | |
HK1132854A1 (en) | Cell searching system and method | |
GB2427721B (en) | System and method for communicating with memory devices | |
EP2135231A4 (en) | SYSTEM AND METHOD FOR DYNAMIC LEARNING | |
EP2223217A4 (en) | SYSTEM, APPARATUS, AND METHOD FOR MODIFYING MEMORY ACCESS ORDER | |
EP2319044A4 (en) | MEMORY SYSTEM AND METHOD USING STACKED MEMORY DEVICE CHIPS, AND SYSTEM USING THE MEMORY SYSTEM | |
EP2377127A4 (en) | DEVICES AND METHODS FOR REFRESHING VARIABLE MEMORY | |
EP2277174A4 (en) | MEMORY DEVICES, CONSTRUCTIONS OF MEMORY DEVICES, METHOD FOR PRODUCING STORAGE DEVICES AND POWER SUPPLY DEVICES AND METHOD FOR PROGRAMMING MEMORY CELLS | |
EP2266039A4 (en) | DATA UPDATE PROCEDURE, STORAGE SYSTEM AND STORAGE DEVICE | |
IL211969A0 (en) | Methods and apparatus for soft data gneration for memory devices using refernce cells | |
EP2203895A4 (en) | DYNAMIC MEMORY ARCHITECTURES OF AUDIOVISUAL NAVIGATION AND COMMUNICATION | |
EP2214426A4 (en) | CELL SELECTION SYSTEM, CELL SELECTION METHOD, AND PORTABLE TERMINAL | |
EP2195090A4 (en) | IMPLANTABLE DEVICE, SYSTEM THEREFOR AND THIS USE METHOD | |
TWI317945B (en) | Memory refresh method and system | |
EP2243312A4 (en) | SYSTEM AND METHOD FOR PROVIDING CONTROLLED ACCESS | |
TWI348165B (en) | Memeoy cell writing system and method thereof | |
EP2240935A4 (en) | SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR APPLYING VOLTAGE TO A MEMORY CELL |