TWI313893B - - Google Patents

Download PDF

Info

Publication number
TWI313893B
TWI313893B TW095141331A TW95141331A TWI313893B TW I313893 B TWI313893 B TW I313893B TW 095141331 A TW095141331 A TW 095141331A TW 95141331 A TW95141331 A TW 95141331A TW I313893 B TWI313893 B TW I313893B
Authority
TW
Taiwan
Prior art keywords
substrate
gas
processing
wafer
processing chamber
Prior art date
Application number
TW095141331A
Other languages
English (en)
Chinese (zh)
Other versions
TW200739701A (en
Inventor
Yusuke Muraki
Shigeki Tozawa
Takehiko Orii
Original Assignee
Tokyo Electron Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Electron Ltd filed Critical Tokyo Electron Ltd
Publication of TW200739701A publication Critical patent/TW200739701A/zh
Application granted granted Critical
Publication of TWI313893B publication Critical patent/TWI313893B/zh

Links

Classifications

    • H10P72/0452—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/791—Arrangements for exerting mechanical stress on the crystal lattice of the channel regions
    • H10D30/797—Arrangements for exerting mechanical stress on the crystal lattice of the channel regions being in source or drain regions, e.g. SiGe source or drain
    • H10P50/242—
    • H10P72/0434—
    • H10P72/0478—
    • H10P72/7614—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/027—Manufacture or treatment of FETs having insulated gates [IGFET] of lateral single-gate IGFETs
    • H10D30/0275—Manufacture or treatment of FETs having insulated gates [IGFET] of lateral single-gate IGFETs forming single crystalline semiconductor source or drain regions resulting in recessed gates, e.g. forming raised source or drain regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/01—Manufacture or treatment
    • H10D62/021—Forming source or drain recesses by etching e.g. recessing by etching and then refilling

Landscapes

  • Drying Of Semiconductors (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
TW095141331A 2005-11-08 2006-11-08 Apparatus and method for processing substrate and recording medium TW200739701A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005323329A JP4976002B2 (ja) 2005-11-08 2005-11-08 基板処理装置，基板処理方法及び記録媒体

Publications (2)

Publication Number Publication Date
TW200739701A TW200739701A (en) 2007-10-16
TWI313893B true TWI313893B (enExample) 2009-08-21

Family

ID=38023193

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095141331A TW200739701A (en) 2005-11-08 2006-11-08 Apparatus and method for processing substrate and recording medium

Country Status (3)

Country Link
JP (1) JP4976002B2 (enExample)
TW (1) TW200739701A (enExample)
WO (1) WO2007055190A1 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5478280B2 (ja) * 2010-01-27 2014-04-23 東京エレクトロン株式会社 基板加熱装置および基板加熱方法、ならびに基板処理システム
JP6400361B2 (ja) 2014-07-16 2018-10-03 東京エレクトロン株式会社 基板洗浄方法、基板処理方法、基板処理システム、および半導体装置の製造方法
JP6692202B2 (ja) * 2016-04-08 2020-05-13 東京エレクトロン株式会社 基板処理方法及び基板処理装置
JP7145019B2 (ja) * 2018-09-19 2022-09-30 株式会社Ｓｃｒｅｅｎホールディングス レシピ変換方法、レシピ変換プログラム、レシピ変換装置および基板処理システム

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4124543B2 (ja) * 1998-11-11 2008-07-23 東京エレクトロン株式会社 表面処理方法及びその装置
JP2004128019A (ja) * 2002-09-30 2004-04-22 Applied Materials Inc プラズマ処理方法及び装置
JP4039385B2 (ja) * 2003-04-22 2008-01-30 東京エレクトロン株式会社 ケミカル酸化膜の除去方法

Also Published As

Publication number Publication date
JP2007134379A (ja) 2007-05-31
JP4976002B2 (ja) 2012-07-18
TW200739701A (en) 2007-10-16
WO2007055190A1 (ja) 2007-05-18

Similar Documents

Publication Publication Date Title
TWI686843B (zh) 基板處理方法及基板處理裝置
KR101882531B1 (ko) 기판 처리 방법 및 기판 처리 장치
CN108352309B (zh) 基板处理方法和基板处理装置
KR100982859B1 (ko) 기판 처리 장치, 기판 처리 방법 및 기록 매체
KR20080084742A (ko) 기판 처리 장치, 기판 처리 방법 및 기록 매체
TW202234546A (zh) 半導體裝置的製造方法、基板處理裝置、程式及基板處理方法
CN105977134A (zh) 具有用于改变衬底温度的衬底托盘的预清洗腔室和借助所述衬底托盘进行的预清洗工艺
JP6601257B2 (ja) 基板処理方法
JP2008235309A (ja) 基板処理装置、基板処理方法および記録媒体
US20160379848A1 (en) Substrate Processing Apparatus
KR101678266B1 (ko) 반도체 장치의 제조 방법 및 제조 장치
TWI620245B (zh) Etching method and recording medium
TW202104636A (zh) 成膜方法及成膜裝置
JP3667038B2 (ja) Ｃｖｄ成膜方法
CN101606228A (zh) 成膜方法、基板处理装置和半导体装置
TWI313893B (enExample)
WO2001061736A1 (fr) Procede de traitement d'une plaquette
JP2002299319A (ja) 基板処理装置
JP2005129575A (ja) 基板処理装置及び半導体装置の製造方法
JP2012124529A (ja) 基板処理装置，基板処理方法及び記録媒体
JP3664193B2 (ja) 熱処理装置及び熱処理方法
JP2007073628A (ja) 半導体製造装置及び半導体製造方法
JP7175151B2 (ja) 搬送方法
JP4157508B2 (ja) Ｃｖｄ成膜方法
CN115552567A (zh) 清洁高深宽比结构的方法及系统