TWI287233B - Memory having a precharge circuit and method therefor - Google Patents

Memory having a precharge circuit and method therefor Download PDF

Info

Publication number
TWI287233B
TWI287233B TW092117670A TW92117670A TWI287233B TW I287233 B TWI287233 B TW I287233B TW 092117670 A TW092117670 A TW 092117670A TW 92117670 A TW92117670 A TW 92117670A TW I287233 B TWI287233 B TW I287233B
Authority
TW
Taiwan
Prior art keywords
write
memory
current
coupled
transistor
Prior art date
Application number
TW092117670A
Other languages
English (en)
Chinese (zh)
Other versions
TW200414216A (en
Inventor
Chitra K Subramanian
Thomas W Andre
Joseph J Nahas
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Publication of TW200414216A publication Critical patent/TW200414216A/zh
Application granted granted Critical
Publication of TWI287233B publication Critical patent/TWI287233B/zh

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165Auxiliary circuits
    • G11C11/1653Address circuits or decoders
    • G11C11/1655Bit-line or column circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165Auxiliary circuits
    • G11C11/1653Address circuits or decoders
    • G11C11/1657Word-line or row circuits
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165Auxiliary circuits
    • G11C11/1675Writing or programming circuits or methods
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C2207/00Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
    • G11C2207/22Control and timing of internal memory operations
    • G11C2207/2263Write conditionally, e.g. only if new data and old data differ

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Mram Or Spin Memory Techniques (AREA)
  • Semiconductor Memories (AREA)
  • Hall/Mr Elements (AREA)
TW092117670A 2002-06-28 2003-06-27 Memory having a precharge circuit and method therefor TWI287233B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/185,488 US6711052B2 (en) 2002-06-28 2002-06-28 Memory having a precharge circuit and method therefor

Publications (2)

Publication Number Publication Date
TW200414216A TW200414216A (en) 2004-08-01
TWI287233B true TWI287233B (en) 2007-09-21

Family

ID=29779641

Family Applications (1)

Application Number Title Priority Date Filing Date
TW092117670A TWI287233B (en) 2002-06-28 2003-06-27 Memory having a precharge circuit and method therefor

Country Status (6)

Country Link
US (1) US6711052B2 (enExample)
EP (1) EP1581951A2 (enExample)
JP (1) JP4388889B2 (enExample)
AU (1) AU2003232038A1 (enExample)
TW (1) TWI287233B (enExample)
WO (1) WO2004003923A2 (enExample)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002230965A (ja) * 2001-01-24 2002-08-16 Internatl Business Mach Corp <Ibm> 不揮発性メモリ装置
CA2455766C (en) * 2001-07-31 2011-02-08 Tyco Healthcare Group Lp Bioabsorbable adhesive compounds and compositions
US7020008B2 (en) * 2001-12-26 2006-03-28 Renesas Technology Corp. Thin film magnetic memory device writing data with bidirectional current
US6873542B2 (en) * 2002-10-03 2005-03-29 International Business Machines Corporation Antiferromagnetically coupled bi-layer sensor for magnetic random access memory
JP4283011B2 (ja) * 2003-03-13 2009-06-24 Tdk株式会社 磁気メモリデバイスおよびその読出方法
US7286378B2 (en) * 2003-11-04 2007-10-23 Micron Technology, Inc. Serial transistor-cell array architecture
US7502248B2 (en) * 2004-05-21 2009-03-10 Samsung Electronics Co., Ltd. Multi-bit magnetic random access memory device
US7102916B2 (en) * 2004-06-30 2006-09-05 International Business Machines Corporation Method and structure for selecting anisotropy axis angle of MRAM device for reduced power consumption
DE102005001667B4 (de) * 2005-01-13 2011-04-21 Qimonda Ag Nichtflüchtige Speicherzelle zum Speichern eines Datums in einer integrierten Schaltung
US7269050B2 (en) * 2005-06-07 2007-09-11 Spansion Llc Method of programming a memory device
US7206223B1 (en) 2005-12-07 2007-04-17 Freescale Semiconductor, Inc. MRAM memory with residual write field reset
US7280388B2 (en) * 2005-12-07 2007-10-09 Nahas Joseph J MRAM with a write driver and method therefor
EP1863034B1 (en) * 2006-05-04 2011-01-05 Hitachi, Ltd. Magnetic memory device
KR100855965B1 (ko) * 2007-01-04 2008-09-02 삼성전자주식회사 서브 셀 어레이를 구비하는 양방향성 rram 및 이를이용하는 데이터 기입 방법
US7880209B2 (en) * 2008-10-09 2011-02-01 Seagate Technology Llc MRAM cells including coupled free ferromagnetic layers for stabilization
US8102720B2 (en) * 2009-02-02 2012-01-24 Qualcomm Incorporated System and method of pulse generation
US8279659B2 (en) * 2009-11-12 2012-10-02 Qualcomm Incorporated System and method of operating a memory device
US9183910B2 (en) 2012-05-31 2015-11-10 Samsung Electronics Co., Ltd. Semiconductor memory devices for alternately selecting bit lines
WO2014058994A2 (en) * 2012-10-11 2014-04-17 Everspin Technologies, Inc. Memory device with timing overlap mode
CN114974340A (zh) * 2021-02-27 2022-08-30 华为技术有限公司 一种存储装置
US12249365B2 (en) * 2023-03-06 2025-03-11 Windbond Electronics Corp. Memory device capable of performing in-memory computing

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS568435B2 (enExample) * 1972-09-19 1981-02-24
US4713797A (en) * 1985-11-25 1987-12-15 Motorola Inc. Current mirror sense amplifier for a non-volatile memory
US5777923A (en) * 1996-06-17 1998-07-07 Aplus Integrated Circuits, Inc. Flash memory read/write controller
US6256224B1 (en) * 2000-05-03 2001-07-03 Hewlett-Packard Co Write circuit for large MRAM arrays
US6236611B1 (en) * 1999-12-20 2001-05-22 Motorola, Inc. Peak program current reduction apparatus and method
JP4726290B2 (ja) * 2000-10-17 2011-07-20 ルネサスエレクトロニクス株式会社 半導体集積回路
JP4667594B2 (ja) * 2000-12-25 2011-04-13 ルネサスエレクトロニクス株式会社 薄膜磁性体記憶装置

Also Published As

Publication number Publication date
US6711052B2 (en) 2004-03-23
EP1581951A2 (en) 2005-10-05
US20040001351A1 (en) 2004-01-01
TW200414216A (en) 2004-08-01
JP2006503387A (ja) 2006-01-26
JP4388889B2 (ja) 2009-12-24
WO2004003923A3 (en) 2005-08-11
WO2004003923A2 (en) 2004-01-08
AU2003232038A1 (en) 2004-01-19

Similar Documents

Publication Publication Date Title
TWI287233B (en) Memory having a precharge circuit and method therefor
KR100654266B1 (ko) 자기 터널 접합부를 갖는 박막 자성체 기억 장치
CN100476992C (zh) 设有数据读出参照用伪单元的薄膜磁性体存储装置
CN1329918C (zh) 数据读出数据线充电时间缩短的薄膜磁性体存储装置
US8154905B2 (en) Semiconductor memory device having a resistive memory element
US6657889B1 (en) Memory having write current ramp rate control
JP2003151260A (ja) 薄膜磁性体記憶装置
US9502106B2 (en) Semiconductor memory device and method of controlling semiconductor memory device
US6714440B2 (en) Memory architecture with write circuitry and method therefor
JP4359561B2 (ja) トグルメモリに書き込む回路および方法
US10192604B2 (en) Semiconductor memory device
JP2006516789A (ja) 接地された書き込みビット・ライン及び電気的に絶縁された読み出しビット・ラインを有するmramアーキテクチャ
JP4553620B2 (ja) 薄膜磁性体記憶装置
JP2008084533A (ja) 薄膜磁性体記憶装置
JP5283724B2 (ja) 薄膜磁性体記憶装置
JP5005070B2 (ja) 半導体装置
JP4675362B2 (ja) 半導体装置
JP2010186559A (ja) 薄膜磁性体記憶装置
JP2011119028A (ja) 薄膜磁性体記憶装置
JP2008010143A (ja) 半導体装置

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent