TWI253739B - IC packaging process with non-tape die attachment - Google Patents

IC packaging process with non-tape die attachment Download PDF

Info

Publication number
TWI253739B
TWI253739B TW094111884A TW94111884A TWI253739B TW I253739 B TWI253739 B TW I253739B TW 094111884 A TW094111884 A TW 094111884A TW 94111884 A TW94111884 A TW 94111884A TW I253739 B TWI253739 B TW I253739B
Authority
TW
Taiwan
Prior art keywords
substrate
die
bonding
packaging process
liquid
Prior art date
Application number
TW094111884A
Other languages
English (en)
Chinese (zh)
Other versions
TW200636965A (en
Inventor
Yung-Hsiang Chen
Shih-Yang Yang
Chan-Chang Kuo
Pi-Hung Kao
Original Assignee
Walton Advanced Eng Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Walton Advanced Eng Inc filed Critical Walton Advanced Eng Inc
Priority to TW094111884A priority Critical patent/TWI253739B/zh
Priority to JP2006108781A priority patent/JP2006295186A/ja
Application granted granted Critical
Publication of TWI253739B publication Critical patent/TWI253739B/zh
Publication of TW200636965A publication Critical patent/TW200636965A/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/4824—Connecting between the body and an opposite side of the item with respect to the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73215—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/921—Connecting a surface with connectors of different types
    • H01L2224/9212—Sequential connecting processes
    • H01L2224/92142—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92147—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Die Bonding (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
TW094111884A 2005-04-14 2005-04-14 IC packaging process with non-tape die attachment TWI253739B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW094111884A TWI253739B (en) 2005-04-14 2005-04-14 IC packaging process with non-tape die attachment
JP2006108781A JP2006295186A (ja) 2005-04-14 2006-04-11 無テープのダイアタッチ方式による集積回路パッケージプロセス

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW094111884A TWI253739B (en) 2005-04-14 2005-04-14 IC packaging process with non-tape die attachment

Publications (2)

Publication Number Publication Date
TWI253739B true TWI253739B (en) 2006-04-21
TW200636965A TW200636965A (en) 2006-10-16

Family

ID=37415339

Family Applications (1)

Application Number Title Priority Date Filing Date
TW094111884A TWI253739B (en) 2005-04-14 2005-04-14 IC packaging process with non-tape die attachment

Country Status (2)

Country Link
JP (1) JP2006295186A (ja)
TW (1) TWI253739B (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113345810A (zh) * 2020-02-18 2021-09-03 朋程科技股份有限公司 功率二极管的制造方法

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2019201045A (ja) * 2018-05-14 2019-11-21 株式会社ディスコ Ｄａｆ
TWI730623B (zh) 2020-02-13 2021-06-11 朋程科技股份有限公司 功率二極體的製造方法
CN113299791B (zh) * 2021-04-14 2023-03-28 同心县京南惠方农林科技有限公司 一种光伏用多晶硅消泡式制绒方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113345810A (zh) * 2020-02-18 2021-09-03 朋程科技股份有限公司 功率二极管的制造方法

Also Published As

Publication number Publication date
TW200636965A (en) 2006-10-16
JP2006295186A (ja) 2006-10-26

Similar Documents

Publication Publication Date Title
JP4046120B2 (ja) 絶縁シートの製造方法およびパワーモジュールの製造方法
CN104428890B (zh) 半导体装置及其制造方法
TWI305410B (en) Multi-chip package structure
TWI295500B (ja)
CN102290381A (zh) 散热增益型电子封装体
JP4258984B2 (ja) 半導体装置の製造方法
TW200939428A (en) Multi-chip package structure and method of fabricating the same
TW200950050A (en) Semiconductor package device, semiconductor package structure, and method for fabricating the same
TWI253739B (en) IC packaging process with non-tape die attachment
JP5710098B2 (ja) 半導体装置の製造方法
JP2008010897A (ja) 絶縁シートおよびこれを用いたパワーモジュール
US8455303B2 (en) Semiconductor package with adhesive material pre-printed on the lead frame and chip, and its manufacturing method
JP2004128286A (ja) チップ状電子部品及びその製造方法、その製造に用いる疑似ウェーハ及びその製造方法、並びに実装構造
CN103311197A (zh) 用于功率模块的基板
TWI253727B (en) Chip stack method for preventing delamination between chips
TWI331390B (en) Multi-chip stack package efficiently using a chip attached area on a substrate and its applications
JP2011214006A (ja) 接着フィルムおよびその用途ならびに半導体装置の製造方法
JP2009135506A (ja) 接着フィルムおよびその用途ならびに半導体装置の製造方法
TWI353642B (en) Method for forming a die attach layer during semic
TWI250597B (en) Method for manufacturing multi-chip package having encapsulated bond-wires between stack chips
CN212676244U (zh) 固晶结构
JP7223090B1 (ja) 接着剤用組成物及びフィルム状接着剤、並びに、フィルム状接着剤を用いた半導体パッケージ及びその製造方法
JP5382090B2 (ja) 絶縁シートおよびこれを用いたパワーモジュール
TWI360852B (en) Method for cutting and molding in small windows an
JP2003023223A (ja) 回路用金属基板及び半導体装置

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees