TW548587B - Apparatus and method for data processing and computer program product - Google Patents
Apparatus and method for data processing and computer program product Download PDFInfo
- Publication number
- TW548587B TW548587B TW090121381A TW90121381A TW548587B TW 548587 B TW548587 B TW 548587B TW 090121381 A TW090121381 A TW 090121381A TW 90121381 A TW90121381 A TW 90121381A TW 548587 B TW548587 B TW 548587B
- Authority
- TW
- Taiwan
- Prior art keywords
- bit
- patent application
- data
- item
- instruction
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
- G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/3001—Arithmetic instructions
- G06F9/30014—Arithmetic instructions with variable precision
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/30025—Format conversion instructions, e.g. Floating-Point to Integer, decimal conversion
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/30032—Movement instructions, e.g. MOVE, SHIFT, ROTATE, SHUFFLE
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
- G06F9/30038—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations using a mask
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
- G06F2207/3804—Details
- G06F2207/3808—Details concerning the type of numbers or the way they are handled
- G06F2207/3828—Multigauge devices, i.e. capable of handling packed numbers without unpacking them
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/499—Denomination or exception handling, e.g. rounding or overflow
- G06F7/49931—Modulo N reduction of final result
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Software Systems (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Analysis (AREA)
- Pure & Applied Mathematics (AREA)
- Computational Mathematics (AREA)
- Mathematical Physics (AREA)
- Mathematical Optimization (AREA)
- Computing Systems (AREA)
- Executing Machine-Instructions (AREA)
- Advance Control (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB0024311A GB2367650B (en) | 2000-10-04 | 2000-10-04 | Single instruction multiple data processing |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW548587B true TW548587B (en) | 2003-08-21 |
Family
ID=9900674
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW090121381A TW548587B (en) | 2000-10-04 | 2001-08-29 | Apparatus and method for data processing and computer program product |
Country Status (11)
| Country | Link |
|---|---|
| US (1) | US6999985B2 (enExample) |
| EP (1) | EP1323031B1 (enExample) |
| JP (1) | JP5133491B2 (enExample) |
| KR (1) | KR100880614B1 (enExample) |
| CN (1) | CN1196998C (enExample) |
| GB (1) | GB2367650B (enExample) |
| IL (2) | IL151395A0 (enExample) |
| MY (1) | MY129332A (enExample) |
| RU (1) | RU2279706C2 (enExample) |
| TW (1) | TW548587B (enExample) |
| WO (1) | WO2002029553A1 (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI498817B (zh) * | 2011-11-07 | 2015-09-01 | Nvidia Corp | 減少64位元電腦程式迴圈內符號擴展指令的需求導向運算法 |
Families Citing this family (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003114323A (ja) * | 2001-10-04 | 2003-04-18 | Bridgestone Corp | 近赤外線吸収フィルム |
| JP3857614B2 (ja) * | 2002-06-03 | 2006-12-13 | 松下電器産業株式会社 | プロセッサ |
| US20030231660A1 (en) * | 2002-06-14 | 2003-12-18 | Bapiraju Vinnakota | Bit-manipulation instructions for packet processing |
| US8082419B2 (en) | 2004-03-30 | 2011-12-20 | Intel Corporation | Residual addition for video software techniques |
| US7584233B2 (en) * | 2005-06-28 | 2009-09-01 | Qualcomm Incorporated | System and method of counting leading zeros and counting leading ones in a digital signal processor |
| US7840954B2 (en) * | 2005-11-29 | 2010-11-23 | International Business Machines Corporation | Compilation for a SIMD RISC processor |
| US8290095B2 (en) * | 2006-03-23 | 2012-10-16 | Qualcomm Incorporated | Viterbi pack instruction |
| US8493979B2 (en) * | 2008-12-30 | 2013-07-23 | Intel Corporation | Single instruction processing of network packets |
| US8495341B2 (en) * | 2010-02-17 | 2013-07-23 | International Business Machines Corporation | Instruction length based cracking for instruction of variable length storage operands |
| GB2481384B (en) * | 2010-06-21 | 2018-10-10 | Advanced Risc Mach Ltd | Key allocation when tracing data processing systems |
| WO2012134321A1 (en) * | 2011-03-30 | 2012-10-04 | Intel Corporation | Simd integer addition including mathematical operation on masks |
| WO2012137428A1 (ja) * | 2011-04-08 | 2012-10-11 | パナソニック株式会社 | データ処理装置、及びデータ処理方法 |
| CN103092571B (zh) * | 2013-01-10 | 2016-06-22 | 浙江大学 | 支持多种数据类型的单指令多数据算术单元 |
| US20190196787A1 (en) * | 2017-12-21 | 2019-06-27 | Intel Corporation | Apparatus and method for right shifting packed quadwords and extracting packed doublewords |
| KR102182299B1 (ko) * | 2019-07-24 | 2020-11-24 | 에스케이텔레콤 주식회사 | 시프트 연산 장치 및 그의 동작 방법 |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4785393A (en) * | 1984-07-09 | 1988-11-15 | Advanced Micro Devices, Inc. | 32-Bit extended function arithmetic-logic unit on a single chip |
| EP0540150B1 (en) * | 1991-10-29 | 1999-06-02 | Advanced Micro Devices, Inc. | Arithmetic logic unit |
| US5673321A (en) * | 1995-06-29 | 1997-09-30 | Hewlett-Packard Company | Efficient selection and mixing of multiple sub-word items packed into two or more computer words |
| US6237016B1 (en) * | 1995-09-05 | 2001-05-22 | Intel Corporation | Method and apparatus for multiplying and accumulating data samples and complex coefficients |
| US5835782A (en) * | 1996-03-04 | 1998-11-10 | Intel Corporation | Packed/add and packed subtract operations |
| US5812140A (en) * | 1996-09-05 | 1998-09-22 | Adobe Systems Incorporated | Efficient gray tile storage |
| US6061783A (en) * | 1996-11-13 | 2000-05-09 | Nortel Networks Corporation | Method and apparatus for manipulation of bit fields directly in a memory source |
| US6081824A (en) * | 1998-03-05 | 2000-06-27 | Intel Corporation | Method and apparatus for fast unsigned integral division |
| JPH11272546A (ja) * | 1998-03-23 | 1999-10-08 | Nec Corp | 可変長レジスタ装置 |
| US6338135B1 (en) * | 1998-11-20 | 2002-01-08 | Arm Limited | Data processing system and method for performing an arithmetic operation on a plurality of signed data values |
-
2000
- 2000-10-04 GB GB0024311A patent/GB2367650B/en not_active Expired - Lifetime
-
2001
- 2001-08-21 RU RU2002124769/09A patent/RU2279706C2/ru not_active IP Right Cessation
- 2001-08-21 WO PCT/GB2001/003744 patent/WO2002029553A1/en not_active Ceased
- 2001-08-21 KR KR1020037004621A patent/KR100880614B1/ko not_active Expired - Lifetime
- 2001-08-21 IL IL15139501A patent/IL151395A0/xx unknown
- 2001-08-21 CN CNB01810648XA patent/CN1196998C/zh not_active Expired - Lifetime
- 2001-08-21 EP EP01960902.3A patent/EP1323031B1/en not_active Expired - Lifetime
- 2001-08-21 JP JP2002533059A patent/JP5133491B2/ja not_active Expired - Lifetime
- 2001-08-29 TW TW090121381A patent/TW548587B/zh not_active IP Right Cessation
- 2001-08-30 US US09/941,790 patent/US6999985B2/en not_active Expired - Lifetime
- 2001-09-21 MY MYPI20014440A patent/MY129332A/en unknown
-
2002
- 2002-08-21 IL IL151395A patent/IL151395A/en active IP Right Grant
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI498817B (zh) * | 2011-11-07 | 2015-09-01 | Nvidia Corp | 減少64位元電腦程式迴圈內符號擴展指令的需求導向運算法 |
| US9436447B2 (en) | 2011-11-07 | 2016-09-06 | Nvidia Corporation | Technique for live analysis-based rematerialization to reduce register pressures and enhance parallelism |
| US10228919B2 (en) | 2011-11-07 | 2019-03-12 | Nvidia Corporation | Demand-driven algorithm to reduce sign-extension instructions included in loops of a 64-bit computer program |
Also Published As
| Publication number | Publication date |
|---|---|
| KR100880614B1 (ko) | 2009-01-30 |
| IL151395A0 (en) | 2003-04-10 |
| JP5133491B2 (ja) | 2013-01-30 |
| EP1323031A1 (en) | 2003-07-02 |
| IL151395A (en) | 2009-09-01 |
| US20020040378A1 (en) | 2002-04-04 |
| KR20030066631A (ko) | 2003-08-09 |
| RU2002124769A (ru) | 2004-02-20 |
| GB2367650A (en) | 2002-04-10 |
| WO2002029553A1 (en) | 2002-04-11 |
| CN1432151A (zh) | 2003-07-23 |
| CN1196998C (zh) | 2005-04-13 |
| MY129332A (en) | 2007-03-30 |
| RU2279706C2 (ru) | 2006-07-10 |
| GB2367650B (en) | 2004-10-27 |
| GB0024311D0 (en) | 2000-11-15 |
| EP1323031B1 (en) | 2018-11-14 |
| JP2004511039A (ja) | 2004-04-08 |
| US6999985B2 (en) | 2006-02-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI896559B (zh) | 用於矩陣運算加速器之指令的裝置,方法和系統 | |
| CN113762490B (zh) | 使用列折叠和挤压的稀疏矩阵的矩阵乘法加速 | |
| TW548587B (en) | Apparatus and method for data processing and computer program product | |
| KR101854520B1 (ko) | 타이트하게 커플링된 이종 컴퓨팅을 위한 하드웨어 프로세서스들 및 방법들 | |
| TWI525538B (zh) | 超級乘加(super madd)指令技術 | |
| TWI575448B (zh) | 三個來源運算元浮點加法處理器、方法、系統及指令 | |
| TWI517031B (zh) | 用於呈現各別複數之複數共軛根之向量指令 | |
| TWI474258B (zh) | 用於執行浮點捨入量決定指令之方法、裝置、系統及機器可讀取儲存媒體 | |
| CN110321525A (zh) | 用于稀疏-密集矩阵乘法的加速器 | |
| TWI489381B (zh) | 多暫存器散布指令 | |
| TWI544411B (zh) | 緊縮旋轉處理器、方法、系統與指令 | |
| TWI517039B (zh) | 用以對緊縮資料執行差異解碼之系統,設備,及方法 | |
| TWI489382B (zh) | 改良的萃取指令背景之設備及方法 | |
| TWI489383B (zh) | 遮蔽排列指令的裝置及方法 | |
| CN105359052A (zh) | 用于积分图像计算指令的方法和装置 | |
| CN104204989B (zh) | 用于选择向量计算的元素的装置和方法 | |
| TWI493449B (zh) | 用於使用遮罩以執行向量緊縮一元解碼的系統、裝置及方法 | |
| TWI498815B (zh) | 用以響應於單一指令而執行橫向部分和之系統、裝置及方法 | |
| JP6760935B2 (ja) | 多倍長整数(big integer)の算術演算を実行するための方法および装置 | |
| CN111767516A (zh) | 用于利用所选择的舍入来执行浮点加法的系统和方法 | |
| TWI550508B (zh) | 用於複製資料結構之設備及方法 | |
| TW201346747A (zh) | 用於密碼應用程式之不升起算數旗標的三輸入運算元向量加法指令 | |
| TWI517032B (zh) | 用以執行兩向量暫存器之對應填充資料元件間絕對差計算之系統、裝置及方法 | |
| TWI733718B (zh) | 用於獲得偶數和奇數資料元素的系統、裝置及方法 | |
| TWI482086B (zh) | 用以於緊縮資料元件上執行差分編碼之系統、裝置及方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GD4A | Issue of patent certificate for granted invention patent | ||
| MK4A | Expiration of patent term of an invention patent |