TW538511B - Stacked circuit device and method for evaluating an integrated circuit substrate using the stacked circuit device - Google Patents
Stacked circuit device and method for evaluating an integrated circuit substrate using the stacked circuit device Download PDFInfo
- Publication number
- TW538511B TW538511B TW090123478A TW90123478A TW538511B TW 538511 B TW538511 B TW 538511B TW 090123478 A TW090123478 A TW 090123478A TW 90123478 A TW90123478 A TW 90123478A TW 538511 B TW538511 B TW 538511B
- Authority
- TW
- Taiwan
- Prior art keywords
- terminal
- circuit
- patent application
- aforementioned
- interposer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W44/00—Electrical arrangements for controlling or matching impedance
- H10W44/20—Electrical arrangements for controlling or matching impedance at high-frequency [HF] or radio frequency [RF]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/401—Package configurations characterised by multiple insulating or insulated package substrates, interposers or RDLs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/072—Connecting or disconnecting of bump connectors
- H10W72/07251—Connecting or disconnecting of bump connectors characterised by changes in properties of the bump connectors during connecting
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/941—Dispositions of bond pads
- H10W72/9415—Dispositions of bond pads relative to the surface, e.g. recessed, protruding
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/941—Dispositions of bond pads
- H10W72/944—Dispositions of multiple bond pads
- H10W72/9445—Top-view layouts, e.g. mirror arrays
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000295230A JP2002110865A (ja) | 2000-09-27 | 2000-09-27 | 回路装置 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW538511B true TW538511B (en) | 2003-06-21 |
Family
ID=18777689
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW090123478A TW538511B (en) | 2000-09-27 | 2001-09-24 | Stacked circuit device and method for evaluating an integrated circuit substrate using the stacked circuit device |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US6614106B2 (https=) |
| JP (1) | JP2002110865A (https=) |
| TW (1) | TW538511B (https=) |
Families Citing this family (22)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6525407B1 (en) * | 2001-06-29 | 2003-02-25 | Novellus Systems, Inc. | Integrated circuit package |
| US20030150640A1 (en) * | 2002-02-14 | 2003-08-14 | Crippen Warren Stuart | Silicon space transformer and method of manufacturing same |
| JP2004111676A (ja) | 2002-09-19 | 2004-04-08 | Toshiba Corp | 半導体装置、半導体パッケージ用部材、半導体装置の製造方法 |
| JP3828473B2 (ja) | 2002-09-30 | 2006-10-04 | 株式会社東芝 | 積層型半導体装置及びその製造方法 |
| US20040084766A1 (en) * | 2002-10-30 | 2004-05-06 | Pei-Ying Shieh | System-in-a-package device |
| JP2004327951A (ja) * | 2003-03-06 | 2004-11-18 | Shinko Electric Ind Co Ltd | 半導体装置 |
| US6819001B2 (en) * | 2003-03-14 | 2004-11-16 | General Electric Company | Interposer, interposer package and device assembly employing the same |
| US7566960B1 (en) * | 2003-10-31 | 2009-07-28 | Xilinx, Inc. | Interposing structure |
| US7049170B2 (en) * | 2003-12-17 | 2006-05-23 | Tru-Si Technologies, Inc. | Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities |
| US7060601B2 (en) * | 2003-12-17 | 2006-06-13 | Tru-Si Technologies, Inc. | Packaging substrates for integrated circuits and soldering methods |
| JP4377269B2 (ja) * | 2004-03-19 | 2009-12-02 | Necエレクトロニクス株式会社 | 半導体装置 |
| JP4353861B2 (ja) * | 2004-06-30 | 2009-10-28 | Necエレクトロニクス株式会社 | 半導体装置 |
| JP4512545B2 (ja) | 2005-10-27 | 2010-07-28 | パナソニック株式会社 | 積層型半導体モジュール |
| EP2041789A2 (en) * | 2006-06-20 | 2009-04-01 | Nxp B.V. | Power amplifier assembly |
| TWI326908B (en) * | 2006-09-11 | 2010-07-01 | Ind Tech Res Inst | Packaging structure and fabricating method thereof |
| US20080192452A1 (en) * | 2007-02-12 | 2008-08-14 | Randall Michael S | Passive electronic device |
| WO2011001992A1 (ja) | 2009-06-30 | 2011-01-06 | 日本電気株式会社 | 半導体装置、該装置に用いられる実装基板及び該実装基板の製造方法 |
| JP5450188B2 (ja) * | 2010-03-16 | 2014-03-26 | 株式会社東芝 | 放射線検出装置、放射線検出装置の製造方法および画像撮影装置 |
| US9082763B2 (en) * | 2012-03-15 | 2015-07-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Joint structure for substrates and methods of forming |
| US9971970B1 (en) | 2015-04-27 | 2018-05-15 | Rigetti & Co, Inc. | Microwave integrated quantum circuits with VIAS and methods for making the same |
| US11031341B2 (en) * | 2017-03-29 | 2021-06-08 | Intel Corporation | Side mounted interconnect bridges |
| US11121301B1 (en) | 2017-06-19 | 2021-09-14 | Rigetti & Co, Inc. | Microwave integrated quantum circuits with cap wafers and their methods of manufacture |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4811082A (en) * | 1986-11-12 | 1989-03-07 | International Business Machines Corporation | High performance integrated circuit packaging structure |
| US5177594A (en) * | 1991-01-09 | 1993-01-05 | International Business Machines Corporation | Semiconductor chip interposer module with engineering change wiring and distributed decoupling capacitance |
| JPH05211202A (ja) | 1991-06-27 | 1993-08-20 | Motorola Inc | 複合フリップ・チップ半導体装置とその製造およびバーンインの方法 |
| JPH10150141A (ja) | 1996-11-15 | 1998-06-02 | Sony Corp | 半導体装置及びこの半導体装置の実装方法 |
| JP3604248B2 (ja) * | 1997-02-25 | 2004-12-22 | 沖電気工業株式会社 | 半導体装置の製造方法 |
| JP3914615B2 (ja) | 1997-08-19 | 2007-05-16 | 住友電気工業株式会社 | 半導体発光素子及びその製造方法 |
| US6281042B1 (en) * | 1998-08-31 | 2001-08-28 | Micron Technology, Inc. | Structure and method for a high performance electronic packaging assembly |
| US6137167A (en) * | 1998-11-24 | 2000-10-24 | Micron Technology, Inc. | Multichip module with built in repeaters and method |
| JP2000183081A (ja) * | 1998-12-16 | 2000-06-30 | Matsushita Electronics Industry Corp | 半導体装置の製造方法および製造装置 |
| JP2000323701A (ja) | 1999-05-10 | 2000-11-24 | Citizen Watch Co Ltd | 半導体装置およびその製造方法 |
-
2000
- 2000-09-27 JP JP2000295230A patent/JP2002110865A/ja active Pending
-
2001
- 2001-09-21 US US09/957,510 patent/US6614106B2/en not_active Expired - Lifetime
- 2001-09-24 TW TW090123478A patent/TW538511B/zh not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| US20020036340A1 (en) | 2002-03-28 |
| JP2002110865A (ja) | 2002-04-12 |
| US6614106B2 (en) | 2003-09-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW538511B (en) | Stacked circuit device and method for evaluating an integrated circuit substrate using the stacked circuit device | |
| TWI431759B (zh) | 可堆疊式功率mosfet、功率mosfet堆疊及其製備方法 | |
| US10685907B2 (en) | Semiconductor structure with through silicon via and method for fabricating and testing the same | |
| US7932596B2 (en) | Thermally enhanced electronic flip-chip packaging with external-connector-side die and method | |
| TW584950B (en) | Chip packaging structure and process thereof | |
| US7727887B2 (en) | Method for improved power distribution in a three dimensional vertical integrated circuit | |
| CN107452694B (zh) | 嵌入式封装结构 | |
| CN100504411C (zh) | 测试电路板的内置元件的装置及方法 | |
| TWI248623B (en) | Array capacitors with voids to enable a full-grid socket | |
| EP2325879A2 (en) | Three-dimensional package module, method of fabricating the same, and method of fabricating passive device applied to the three-dimensional package module | |
| TW201431030A (zh) | 具有阻抗控制引線接合及參考引線接合之微電子總成 | |
| CN107170730B (zh) | 具有双面细线重新分布层的封装基材 | |
| KR20170028901A (ko) | 동축 상호접속부를 포함하는 통합 디바이스 | |
| US8791501B1 (en) | Integrated passive device structure and method | |
| US7701064B2 (en) | Apparatus for improved power distribution in a three dimensional vertical integrated circuit | |
| US7135762B2 (en) | Semiconductor device, stacked semiconductor device, methods of manufacturing them, circuit board, and electronic instrument | |
| JP4010881B2 (ja) | 半導体モジュール構造 | |
| US9640477B1 (en) | Semiconductor package and method of producing the semiconductor package | |
| CN108666255A (zh) | 封装堆叠结构及其制法 | |
| TWI525787B (zh) | 晶片立體堆疊體之散熱封裝構造 | |
| CN111751578B (zh) | 检测装置及其制法 | |
| TWI803086B (zh) | 探針卡組件 | |
| US8957529B2 (en) | Power voltage supply apparatus for three dimensional semiconductor | |
| US20260068709A1 (en) | Multi-layer electronic device package | |
| CN110299347A (zh) | 半导体芯片、印刷电路板、多芯片封装体及其制造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GD4A | Issue of patent certificate for granted invention patent | ||
| MM4A | Annulment or lapse of patent due to non-payment of fees |