TW512511B - An integrated circuit and a method of manufacturing an integrated circuit - Google Patents

An integrated circuit and a method of manufacturing an integrated circuit Download PDF

Info

Publication number
TW512511B
TW512511B TW090115164A TW90115164A TW512511B TW 512511 B TW512511 B TW 512511B TW 090115164 A TW090115164 A TW 090115164A TW 90115164 A TW90115164 A TW 90115164A TW 512511 B TW512511 B TW 512511B
Authority
TW
Taiwan
Prior art keywords
integrated circuit
patent application
conductive
substrate
isolated
Prior art date
Application number
TW090115164A
Other languages
English (en)
Chinese (zh)
Inventor
Vivian Ryan
Thomas Herbert Shilling
Original Assignee
Agere Syst Guardian Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agere Syst Guardian Corp filed Critical Agere Syst Guardian Corp
Application granted granted Critical
Publication of TW512511B publication Critical patent/TW512511B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
    • H01L22/34—Circuits for electrically characterising or monitoring manufacturing processes, e. g. whole test die, wafers filled with test structures, on-board-devices incorporated on each die, process control monitors or pad structures thereof, devices in scribe line
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G01R31/2884—Testing of integrated circuits [IC] using dedicated test connectors, test elements or test circuits on the IC under test
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Automation & Control Theory (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
TW090115164A 2000-06-27 2001-06-21 An integrated circuit and a method of manufacturing an integrated circuit TW512511B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/604,519 US6833557B1 (en) 2000-06-27 2000-06-27 Integrated circuit and a method of manufacturing an integrated circuit

Publications (1)

Publication Number Publication Date
TW512511B true TW512511B (en) 2002-12-01

Family

ID=24419923

Family Applications (1)

Application Number Title Priority Date Filing Date
TW090115164A TW512511B (en) 2000-06-27 2001-06-21 An integrated circuit and a method of manufacturing an integrated circuit

Country Status (5)

Country Link
US (1) US6833557B1 (OSRAM)
JP (1) JP3944764B2 (OSRAM)
KR (1) KR100823043B1 (OSRAM)
GB (1) GB2368973A (OSRAM)
TW (1) TW512511B (OSRAM)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7888672B2 (en) 2002-11-23 2011-02-15 Infineon Technologies Ag Device for detecting stress migration properties
DE10254756B4 (de) * 2002-11-23 2011-07-07 Infineon Technologies AG, 81669 Vorrichtung und Verfahren zur Erfassung von Stressmigrations-Eigenschaften
JP4949733B2 (ja) * 2006-05-11 2012-06-13 ルネサスエレクトロニクス株式会社 半導体装置
KR100764660B1 (ko) * 2006-11-01 2007-10-08 삼성전기주식회사 주파수 종속 특성을 가지는 다중 배선의 신호 천이시뮬레이션 방법
DE102014222203B3 (de) * 2014-10-30 2016-03-10 Infineon Technologies Ag Überprüfung von Randschäden
US20190250208A1 (en) * 2018-02-09 2019-08-15 Qualcomm Incorporated Apparatus and method for detecting damage to an integrated circuit

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6387736A (ja) * 1986-09-30 1988-04-19 Nec Corp 半導体装置
JP2842598B2 (ja) * 1988-12-01 1999-01-06 日本電気株式会社 半導体集積回路
JPH04199651A (ja) * 1990-11-29 1992-07-20 Fujitsu Ltd 半導体装置およびその製造方法
JPH06177221A (ja) * 1992-12-07 1994-06-24 Fujitsu Ltd 信頼性評価用半導体装置及び信頼性評価用の評価パターンを内蔵した製品ｌｓｉ、ウエハー
JP3269171B2 (ja) * 1993-04-08 2002-03-25 セイコーエプソン株式会社 半導体装置およびそれを有した時計
JPH07201855A (ja) * 1993-12-28 1995-08-04 Fujitsu Ltd 半導体装置
JP3270807B2 (ja) * 1995-06-29 2002-04-02 シャープ株式会社 テープキャリアパッケージ
KR100190927B1 (ko) * 1996-07-18 1999-06-01 윤종용 슬릿이 형성된 금속막을 구비한 반도체 칩 장치
JP3111938B2 (ja) * 1997-09-16 2000-11-27 日本電気株式会社 半導体装置

Also Published As

Publication number Publication date
GB2368973A (en) 2002-05-15
JP3944764B2 (ja) 2007-07-18
GB0115078D0 (en) 2001-08-15
US6833557B1 (en) 2004-12-21
KR20020001632A (ko) 2002-01-09
KR100823043B1 (ko) 2008-04-17
JP2002093918A (ja) 2002-03-29

Similar Documents

Publication Publication Date Title
JP5011459B2 (ja) 集積回路の試験方法
CN107037350B (zh) 具有监控链及测试导线的集成电路测试结构
Ramm et al. Interchip via technology for vertical system integration
US10643910B2 (en) Fabrication of a sacrificial interposer test structure
US20120049884A1 (en) Crack Sensors for Semiconductor Devices
US20130038334A1 (en) Test structure, method and circuit for simultaneously testing time dependent dielectric breakdown and electromigration or stress migration
US20080128693A1 (en) Reliability test structure for multilevel interconnect
US6897475B2 (en) Test structure and related methods for evaluating stress-induced voiding
US6066561A (en) Apparatus and method for electrical determination of delamination at one or more interfaces within a semiconductor wafer
US8323991B2 (en) Method for detecting stress migration properties
CN100424848C (zh) 减少应力导致孔洞形成的线路结构
TW512511B (en) An integrated circuit and a method of manufacturing an integrated circuit
US8174010B2 (en) Unified test structure for stress migration tests
CN113097092B (zh) 应力迁移测试结构和应力迁移测试方法
CN100554988C (zh) 检测应力迁移性质的装置及方法
CN117174695A (zh) 测试结构、半导体器件、晶圆、电子产品及方法
US8822993B2 (en) Integrated circuit including sensor structure, related method and design structure
Chien et al. A thermal performance measurement method for blind through silicon vias (TSVs) in a 300mm wafer
US6218726B1 (en) Built-in stress pattern on IC dies and method of forming
WO2009090517A2 (en) Redundant chain test structure for precise contact/via fail rate measurement
CN1996590A (zh) 一种硅片级电迁移测试加热器结构
US7157925B2 (en) Test structure for speeding a stress-induced voiding test and method of using same
US20030155933A1 (en) Dielectric test structure and test method
JP2000243800A (ja) 配線のエレクトロマイグレーション耐性評価方法
CN115132602A (zh) 一种半导体测试器件及其制备方法

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent
MM4A Annulment or lapse of patent due to non-payment of fees