TW336355B - Process for producing semiconductor device having high resistance and low resistance - Google Patents
Process for producing semiconductor device having high resistance and low resistanceInfo
- Publication number
- TW336355B TW336355B TW086105684A TW86105684A TW336355B TW 336355 B TW336355 B TW 336355B TW 086105684 A TW086105684 A TW 086105684A TW 86105684 A TW86105684 A TW 86105684A TW 336355 B TW336355 B TW 336355B
- Authority
- TW
- Taiwan
- Prior art keywords
- resistance region
- low resistance
- forming
- polysilicon
- high resistance
- Prior art date
Links
Landscapes
- Semiconductor Integrated Circuits (AREA)
Abstract
A process for producing an integrated circuit having a polysilicon high resistance and a polysilicon low resistance formed therein, the process at least comprising: forming a first dielectric layer in a wafer as the insulation layer; forming a first polysilicon layer on the first dielectric layer; etching the first polysilicon layer by photolithography to form a conductive structure on the first dielectric layer; forming a second dielectric layer on the conductive structure; forming a second polysilicon layer on the second dielectric layer; applying first ion implantation to comprehensively implant ions into the second polysilicon layer; doping the second polysilicon layer to form a high resistance region and a low resistance region; the low resistance region being located on the conductive structure, the surface of the low resistance region being higher than the surface of the high resistance region; forming a photoresist to cover the high resistance region and expose the low resistance region; using the photoresist as the mask to carry out a second ion implantation to implant ions into the low resistance region; and removing the resistance.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW086105684A TW336355B (en) | 1997-04-29 | 1997-04-29 | Process for producing semiconductor device having high resistance and low resistance |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW086105684A TW336355B (en) | 1997-04-29 | 1997-04-29 | Process for producing semiconductor device having high resistance and low resistance |
Publications (1)
Publication Number | Publication Date |
---|---|
TW336355B true TW336355B (en) | 1998-07-11 |
Family
ID=58263136
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW086105684A TW336355B (en) | 1997-04-29 | 1997-04-29 | Process for producing semiconductor device having high resistance and low resistance |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW336355B (en) |
-
1997
- 1997-04-29 TW TW086105684A patent/TW336355B/en not_active IP Right Cessation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100592401B1 (en) | Self-aligned Power Field Effect Transistors in Silicon Carbide | |
US5563098A (en) | Buried contact oxide etch with poly mask procedure | |
US6197644B1 (en) | High density mosfet fabrication method with integrated device scaling | |
TW336355B (en) | Process for producing semiconductor device having high resistance and low resistance | |
WO2003044853A3 (en) | Substrate contact in soi and method therefor | |
US6091105A (en) | Method of making a self-aligned dopant enhanced RTA MOSFET | |
KR100386610B1 (en) | Semiconductor device and method for manufacturing the same | |
TW363267B (en) | Method of fabricating semiconductor device | |
KR100234728B1 (en) | Method of manufacturing mosfet | |
KR20050066872A (en) | Method for fabricating high voltage semiconductor device having high breakdown voltage | |
TW337039B (en) | Process for producing IC capacitor by an oxygen ion implantation technique | |
KR100235622B1 (en) | Method of manufacturing shallow junction os semiconductor device | |
KR100236049B1 (en) | Bipolar transistor and method of manufacturing the same | |
KR980006033A (en) | Manufacturing method of semiconductor device | |
KR19980021224A (en) | Manufacturing method of semiconductor device | |
TW429532B (en) | Method for preventing short circuit between polysilicon in the self-aligned contact etching process | |
KR960026222A (en) | Manufacturing Method of Semiconductor Device | |
TW348294B (en) | Process for producing semiconductor capacitor by using HSG and nitrogen ion implantation | |
TW355831B (en) | Manufacturing method of buried contact for IC | |
TW289841B (en) | Process of VLSI node contact under no isolation rule | |
KR980008901A (en) | Method for manufacturing semiconductor device | |
TW252216B (en) | Process of lightly doped drain transistor component | |
KR970053002A (en) | Method of forming buried layer of horizontal structure silicon transistor | |
KR20020010965A (en) | Method of manufacturing semiconductor device | |
KR20000027784A (en) | Method for forming isolation layer of semiconductor devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent | ||
MK4A | Expiration of patent term of an invention patent |