TW363267B - Method of fabricating semiconductor device - Google Patents
Method of fabricating semiconductor deviceInfo
- Publication number
- TW363267B TW363267B TW086118627A TW86118627A TW363267B TW 363267 B TW363267 B TW 363267B TW 086118627 A TW086118627 A TW 086118627A TW 86118627 A TW86118627 A TW 86118627A TW 363267 B TW363267 B TW 363267B
- Authority
- TW
- Taiwan
- Prior art keywords
- electrode layer
- semiconductor substrate
- voltage
- gate electrode
- low
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title abstract 7
- 238000004519 manufacturing process Methods 0.000 title abstract 2
- 239000000758 substrate Substances 0.000 abstract 5
- 239000012535 impurity Substances 0.000 abstract 2
- 238000005468 ion implantation Methods 0.000 abstract 2
- 238000002955 isolation Methods 0.000 abstract 1
- 238000000034 method Methods 0.000 abstract 1
- 238000000059 patterning Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823418—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823462—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- High Energy & Nuclear Physics (AREA)
- Toxicology (AREA)
- Health & Medical Sciences (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
A method of fabricating a semiconductor device having high-voltage and low-voltage transistors on a single semiconductor substrate, the method comprising the steps of: forming layers for isolation of high-voltage and low-voltage transistor regions on the first conductive semiconductor substrate; forming gate insulating layers and gate electrode layer all over the surface of the semiconductor substrate in serial order; forming a mask used for ion implantation on the gate electrode layer of the high-voltage transistor region to expose the gate electrode layer of the low-voltage transistor region; implanting a second conductive impurity in the exposed gate electrode layer of the low-voltage transistor region; removing the mask for ion implantation; patterning the gate electrode layer and gate insulating layers to form gate electrodes in each transistor region; and implanting a second conductive impurity in all the surface of the semiconductor substrate including the gate electrodes to form source-drain regions on the semiconductor substrate at both sides of the respective gate electrodes.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019960077752A KR100247637B1 (en) | 1996-12-30 | 1996-12-30 | Semiconductor device and method for manufacturing the same |
Publications (1)
Publication Number | Publication Date |
---|---|
TW363267B true TW363267B (en) | 1999-07-01 |
Family
ID=19492684
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW086118627A TW363267B (en) | 1996-12-30 | 1997-12-10 | Method of fabricating semiconductor device |
Country Status (3)
Country | Link |
---|---|
JP (1) | JP3182609B2 (en) |
KR (1) | KR100247637B1 (en) |
TW (1) | TW363267B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7186623B2 (en) | 2003-01-27 | 2007-03-06 | Renesas Technology Corp. | Integrated semiconductor device and method of manufacturing thereof |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100320681B1 (en) * | 1999-04-17 | 2002-01-24 | 윤종용 | Semiconductor and method for manufacturing the same |
KR100525078B1 (en) * | 2004-04-28 | 2005-11-01 | 매그나칩 반도체 유한회사 | Method for forming a semiconductor device having a high power transistor and a low power transistor |
KR100800749B1 (en) * | 2006-12-11 | 2008-02-01 | 동부일렉트로닉스 주식회사 | Method of fabricating semiconductor device |
KR101964262B1 (en) * | 2011-11-25 | 2019-04-02 | 삼성전자주식회사 | Semiconductor device and method of manufacturing same |
-
1996
- 1996-12-30 KR KR1019960077752A patent/KR100247637B1/en not_active IP Right Cessation
-
1997
- 1997-12-10 TW TW086118627A patent/TW363267B/en active
- 1997-12-15 JP JP36313897A patent/JP3182609B2/en not_active Expired - Fee Related
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7186623B2 (en) | 2003-01-27 | 2007-03-06 | Renesas Technology Corp. | Integrated semiconductor device and method of manufacturing thereof |
US7541248B2 (en) | 2003-01-27 | 2009-06-02 | Renesas Technology Corp. | Integrated semiconductor device and method of manufacturing thereof |
Also Published As
Publication number | Publication date |
---|---|
KR100247637B1 (en) | 2000-03-15 |
JPH1131750A (en) | 1999-02-02 |
JP3182609B2 (en) | 2001-07-03 |
KR19980058428A (en) | 1998-10-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW332924B (en) | Semiconductor | |
US4918510A (en) | Compact CMOS device structure | |
EP0465045B1 (en) | Method of field effect transistor fabrication for integrated circuits | |
US5460998A (en) | Integrated P+ implant sequence in DPDM process for suppression of GIDL | |
JPH0324735A (en) | Manufacture of semiconductor device | |
US4471523A (en) | Self-aligned field implant for oxide-isolated CMOS FET | |
TW349273B (en) | Fabrication method of semiconductor device containing N- and P-channel MOSFETS | |
CA1191973A (en) | Process for making complementary transistors | |
TW363267B (en) | Method of fabricating semiconductor device | |
KR970008820B1 (en) | Mos fet manufacture | |
KR100272529B1 (en) | Semiconductor device and method for fabricating the same | |
US6080609A (en) | Method of making MOSFET structure | |
WO2003044853B1 (en) | Substrate contact in soi and method therefor | |
KR970003838B1 (en) | Fabrication method of ldd mosfet | |
JP2605757B2 (en) | Method for manufacturing semiconductor device | |
US20050133831A1 (en) | Body contact formation in partially depleted silicon on insulator device | |
JPH1050857A (en) | Method for manufacturing semiconductor device | |
JPS5783059A (en) | Manufacture of mos type semiconductor device | |
KR100321757B1 (en) | Transistor having dual channel and fabricating method thereof | |
JPH0964193A (en) | Manufacture of semiconductor device | |
JPH03225963A (en) | High-breakdown-strength mis transistor | |
KR100252842B1 (en) | Semiconductor device and its manufacture method | |
JPS59195869A (en) | Manufacture of semiconductor device | |
JPS57202783A (en) | Manufacture of insulated gate type field-effect transistor | |
KR100252754B1 (en) | Thin film transistor and the manufacturing method thereof |