TW337039B - Process for producing IC capacitor by an oxygen ion implantation technique - Google Patents

Process for producing IC capacitor by an oxygen ion implantation technique

Info

Publication number
TW337039B
TW337039B TW086112720A TW86112720A TW337039B TW 337039 B TW337039 B TW 337039B TW 086112720 A TW086112720 A TW 086112720A TW 86112720 A TW86112720 A TW 86112720A TW 337039 B TW337039 B TW 337039B
Authority
TW
Taiwan
Prior art keywords
photoresist pattern
polysilicon
pattern
etching
region
Prior art date
Application number
TW086112720A
Other languages
Chinese (zh)
Inventor
Horng-Huei Tzeng
Original Assignee
Vanguard Int Semiconduct Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Vanguard Int Semiconduct Corp filed Critical Vanguard Int Semiconduct Corp
Priority to TW086112720A priority Critical patent/TW337039B/en
Application granted granted Critical
Publication of TW337039B publication Critical patent/TW337039B/en

Links

Abstract

A process for producing an IC polysilicon structure, which comprises the following steps: forming a dielectric layer on a semiconductor substrate; using a photolithography technique and an etching technique to etch the dielectric layer to form holes; forming a layer of first polysilicon filling the holes; using a photolithography technique to form a first photoresist pattern on the hole region; using the first photoresist pattern as the etching protective mask and using an etching technique to etch the first polysilicon excluding the hole region to form a first polysilicon pattern; laterally etching the first photoresist pattern to modify the first photoresist pattern into a second photoresist pattern, the width of the first photoresist pattern being larger than the width of the second photoresist pattern to expose the upper surface of the first polysilicon pattern; using the second photoresist pattern as the ion implantation protective mask to implant oxygen ions into the upper surface of the first polysilicon pattern to form an oxygen-doped region; removing the second photoresist pattern; carrying out a thermal process on the oxygen-doped region to convert the oxygen-doped region into a silicon oxide region; using the silicon oxide region as the etching protective mask, and using an etching technique to etch off the middle portion of the first polysilicon pattern to form a trench; and removing the silicon oxide region.
TW086112720A 1997-09-02 1997-09-02 Process for producing IC capacitor by an oxygen ion implantation technique TW337039B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW086112720A TW337039B (en) 1997-09-02 1997-09-02 Process for producing IC capacitor by an oxygen ion implantation technique

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW086112720A TW337039B (en) 1997-09-02 1997-09-02 Process for producing IC capacitor by an oxygen ion implantation technique

Publications (1)

Publication Number Publication Date
TW337039B true TW337039B (en) 1998-07-21

Family

ID=58263186

Family Applications (1)

Application Number Title Priority Date Filing Date
TW086112720A TW337039B (en) 1997-09-02 1997-09-02 Process for producing IC capacitor by an oxygen ion implantation technique

Country Status (1)

Country Link
TW (1) TW337039B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6291353B1 (en) * 1999-08-19 2001-09-18 International Business Machines Corporation Lateral patterning

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6291353B1 (en) * 1999-08-19 2001-09-18 International Business Machines Corporation Lateral patterning

Similar Documents

Publication Publication Date Title
KR100237275B1 (en) Process of fabricating semiconductor device having isolating oxide rising out of groove
TW358236B (en) Improved local silicon oxidization method in the manufacture of semiconductor isolation
US5563098A (en) Buried contact oxide etch with poly mask procedure
TW429513B (en) Method of forming shallow trench isolation of semiconductor device
US6635537B2 (en) Method of fabricating gate oxide
TW337039B (en) Process for producing IC capacitor by an oxygen ion implantation technique
KR100386610B1 (en) Semiconductor device and method for manufacturing the same
KR960009100B1 (en) Manufacturing method of minute contact hole for highly integrated device
TW336349B (en) Process for producing IC well construction
KR100281890B1 (en) Method for manufacturing silicon-on-insulator device and its structure
KR100226750B1 (en) Method for forming a contact hole of semiconductor device
TW327251B (en) The manufacturing method for capacitor of memory IC with high capacitor
TW336355B (en) Process for producing semiconductor device having high resistance and low resistance
KR100221633B1 (en) Isolation method for a semiconductor device
TW355831B (en) Manufacturing method of buried contact for IC
TW348294B (en) Process for producing semiconductor capacitor by using HSG and nitrogen ion implantation
EP0313777A3 (en) Method for providing increased dopant concentration in selected regions of semiconductor devices
TW332325B (en) The producing method for improving stack DRAM capacitor
TW275150B (en) Manufacturing method of mask ROM cells with polycrystalline vertical channels
TW344113B (en) A memory fabrication method
TW324856B (en) Manufacturing method of micro device and integrated circuit with high packing density
KR20000004223A (en) Method forming contact hole of semiconductor device
KR20040001536A (en) Method for manufacturing semiconductor device
TW337026B (en) Process for producing bottom electrode of stacked capacitor having four polysilicon pillars for memory IC
TW263598B (en) Process for integrated circuit planarized intermetal dielectric layer

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees