TW429532B - Method for preventing short circuit between polysilicon in the self-aligned contact etching process - Google Patents
Method for preventing short circuit between polysilicon in the self-aligned contact etching processInfo
- Publication number
- TW429532B TW429532B TW88117477A TW88117477A TW429532B TW 429532 B TW429532 B TW 429532B TW 88117477 A TW88117477 A TW 88117477A TW 88117477 A TW88117477 A TW 88117477A TW 429532 B TW429532 B TW 429532B
- Authority
- TW
- Taiwan
- Prior art keywords
- semiconductor substrate
- polysilicon
- layered structure
- dielectric
- self
- Prior art date
Links
Abstract
The present invention discloses a method for preventing the short circuit between polysilicon in the self-aligned contact etching process. The method includes the following steps: (1) providing a semiconductor substrate; (2) forming a thin oxide on the semiconductor substrate; (3) form a plurality of layered structure on the thin oxide; (4) employing the plurality of layered structure as a mask for ion implantation in the semiconductor substrate to form a lightly doped drain area; (5) depositing an uniformly covered silicon hydroxide on the plurality of layered structure and the exposed surface of the thin oxide; (6) depositing an insulation layer on the uniformly covered silicon hydroxide; (7) anisotropically etching the insulation layer to form a spacer on the sidewall of each layered structure; (8) employing the plurality of layered structure and spacer as a mask for ion implantation in the semiconductor substrate to form a heavily doped drain area; (9) forming a overlapped polysilicon inter-dielectric on the exposed surface of the entire formed structure; (10) etching the polysilicon inter-dielectric to form a contact between the layered structures to expose a part of the surface of the semiconductor substrate; finally, forming a conductive layer on the polysilicon inter-dielectric and the sidewall of the contact.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW88117477A TW429532B (en) | 1999-10-11 | 1999-10-11 | Method for preventing short circuit between polysilicon in the self-aligned contact etching process |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW88117477A TW429532B (en) | 1999-10-11 | 1999-10-11 | Method for preventing short circuit between polysilicon in the self-aligned contact etching process |
Publications (1)
Publication Number | Publication Date |
---|---|
TW429532B true TW429532B (en) | 2001-04-11 |
Family
ID=21642573
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW88117477A TW429532B (en) | 1999-10-11 | 1999-10-11 | Method for preventing short circuit between polysilicon in the self-aligned contact etching process |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW429532B (en) |
-
1999
- 1999-10-11 TW TW88117477A patent/TW429532B/en not_active IP Right Cessation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4173629B2 (en) | Self-aligned power field effect transistor on silicon carbide. | |
US5472897A (en) | Method for fabricating MOS device with reduced anti-punchthrough region | |
TW346652B (en) | Semiconductor production process | |
KR20010006411A (en) | Lateral diffused mos transistor with trench source contact | |
US6066534A (en) | Method of manufacturing a field effect transistor | |
US5460998A (en) | Integrated P+ implant sequence in DPDM process for suppression of GIDL | |
EP1100128A4 (en) | Semiconductor device and method of manufacture thereof | |
EP0996969B1 (en) | Manufacture of trench-gate semiconductor devices | |
EP1280191A3 (en) | A method to form elevated source/drain regions using polysilicon spacers | |
US20020001903A1 (en) | Electrically programmable memory cell | |
WO2003044853B1 (en) | Substrate contact in soi and method therefor | |
KR0170515B1 (en) | A semiconductor device with a gold structure and a method of fabricating the same | |
TW429532B (en) | Method for preventing short circuit between polysilicon in the self-aligned contact etching process | |
US6235566B1 (en) | Two-step silicidation process for fabricating a semiconductor device | |
KR101102775B1 (en) | Method for manufacturing semiconductor device | |
KR100368971B1 (en) | Gate of soi device and method for fabricating the same | |
KR20040009792A (en) | Method for manufacturing MOS transistor | |
KR100252767B1 (en) | A semiconductor device and method for fabricating the same | |
KR0175366B1 (en) | Semiconductor device and method of manufacturing the same | |
TW283802B (en) | CMOSFET fabrication process with short time | |
TW288198B (en) | Process of fabricating CMOSFET with short channel | |
TW327702B (en) | The damascene process | |
TW347560B (en) | Process for producing stacked gate of an integrated circuit and structure thereof | |
KR20000023249A (en) | Structures and fabrication methods for planar mosfet devices | |
TW345694B (en) | Method of making a self-aligned silicide component |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent | ||
MM4A | Annulment or lapse of patent due to non-payment of fees |