TW273049B - Fabricating method for high-density DRAM - Google Patents
Fabricating method for high-density DRAMInfo
- Publication number
- TW273049B TW273049B TW84108966A TW84108966A TW273049B TW 273049 B TW273049 B TW 273049B TW 84108966 A TW84108966 A TW 84108966A TW 84108966 A TW84108966 A TW 84108966A TW 273049 B TW273049 B TW 273049B
- Authority
- TW
- Taiwan
- Prior art keywords
- isolation
- polysilicon layer
- plasma etch
- forming
- polysilicon
- Prior art date
Links
Landscapes
- Semiconductor Memories (AREA)
Abstract
A fabricating method for high-density DRAM with high capacitance comprises: selectively forming field oxide and active area on silicon semiconductor substrate; forming field effect transistor including gate oxide, gate electrode, N- lightly doped region, spacer and source/drain; forming the first isolation, the second isolation and the third isolation; with lithography and plasma etch anisotropically etching the above the first isolation, the second isolation and the third isolation to form node contact of field effect transistor; forming the first polysilicon layer, the fourth isolation and photoresist, in which the first polysilicon layer will fill up the above node contact; with lithography and plasma etch anisotropically etching the above first polysilicon layer and the fourth isolation; laterally etching the above photoresist to etch partial portion of the above photoresist to expose the fourth isolation locally; with plasma etch anisotropically etching locally exposed the above fourth isolation; removing the above photoresist; with the above fourth isolation as oxidation mask, thermally oxidizing the above first polysilicon layer, that is not covered by the fourth isolation, to form polysilicon thermal SiO2 locally; with phosphorous acid selectively removing the above fourth isolation; with the above polysilicon thermal SiO2 as etch mask and plasma etch anisotropically etching the above first polysilicon layer to one proper depth to from barrel-shaped the first polysilicon layer; with diluted HF removing the above third isolation and polysilicon thermal SiO2 to form storage node of capacitor; forming one second polysilicon layer; with lithography and plasma etch etching the above capacitor dielectric and the second polysilicon layer to pattern top plate of capacitor.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW84108966A TW273049B (en) | 1995-08-28 | 1995-08-28 | Fabricating method for high-density DRAM |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW84108966A TW273049B (en) | 1995-08-28 | 1995-08-28 | Fabricating method for high-density DRAM |
Publications (1)
Publication Number | Publication Date |
---|---|
TW273049B true TW273049B (en) | 1996-03-21 |
Family
ID=51397144
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW84108966A TW273049B (en) | 1995-08-28 | 1995-08-28 | Fabricating method for high-density DRAM |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW273049B (en) |
-
1995
- 1995-08-28 TW TW84108966A patent/TW273049B/en active
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20040150071A1 (en) | Double-gate structure fin-type transistor | |
US20100197123A1 (en) | Method for fabricating semiconductor device | |
EP0024918B1 (en) | Method of producing dynamic random-access memory cells | |
KR940006681B1 (en) | Stacked trench cell and fabricating method thereof | |
KR0151197B1 (en) | Semconductor device & its manufacturing method | |
JP2780156B2 (en) | Semiconductor memory device and method of manufacturing the same | |
JP2796249B2 (en) | Method for manufacturing semiconductor memory device | |
TW273049B (en) | Fabricating method for high-density DRAM | |
KR940010346A (en) | DRAM manufacturing method of semiconductor integrated device | |
JPH1174475A (en) | Semiconductor integrated circuit device and its manufacture | |
KR930011258A (en) | DRAM manufacturing method with trench capacitor | |
TW274153B (en) | Fabricating method for SRAM with double-trench capacitor | |
KR930011546B1 (en) | Method of fabricating for mos memory device | |
KR100359155B1 (en) | Method for manufacturing electric charge storage node of semiconductor device | |
KR960006716B1 (en) | Semiconductor integrated circuit device fabrication process | |
KR100245247B1 (en) | Method of manufacturing semiconductor memory cell | |
KR930009587B1 (en) | Method for manufacturing a semiconductor device | |
KR0135174B1 (en) | Manufacture of dram cell | |
KR100460704B1 (en) | Method for fabricating bottom gate-type tft of sram to increase capacitance of node | |
KR100535024B1 (en) | Method for forming a word line of semiconductor device | |
KR100309645B1 (en) | Semiconductor device and fabricating method thereof | |
KR100215895B1 (en) | Capacitor of semiconductor device fabrication method | |
JPS6316672A (en) | Manufacture of semiconductor element | |
KR930009589B1 (en) | Method for manufacturing a capacitor of lsi mos device | |
KR950012551B1 (en) | Structure of dram cell and manufacturing method thereof |