TW202420556A - 半導體元件的製造方法 - Google Patents
半導體元件的製造方法 Download PDFInfo
- Publication number
- TW202420556A TW202420556A TW112141219A TW112141219A TW202420556A TW 202420556 A TW202420556 A TW 202420556A TW 112141219 A TW112141219 A TW 112141219A TW 112141219 A TW112141219 A TW 112141219A TW 202420556 A TW202420556 A TW 202420556A
- Authority
- TW
- Taiwan
- Prior art keywords
- carrier
- manufacturing
- adhesive layer
- aforementioned
- semiconductor
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/01—Manufacture or treatment
- H10W74/014—Manufacture or treatment using batch processing
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
- H10W74/01—Manufacture or treatment
- H10W74/019—Manufacture or treatment using temporary auxiliary substrates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
- H10P72/70—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
- H10P72/74—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
- H10P72/7416—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
- H10P72/7418—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support used during dicing or grinding of passive members, e.g. a chip mounting substrate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
- H10W70/01—Manufacture or treatment
- H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
- H10W70/08—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers by depositing layers on the chip or wafer, e.g. "chip-first" RDLs
- H10W70/09—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers by depositing layers on the chip or wafer, e.g. "chip-first" RDLs extending onto an encapsulation that laterally surrounds the chip or wafer, e.g. fan-out wafer level package [FOWLP] RDLs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/0198—Manufacture or treatment batch processes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/10—Configurations of laterally-adjacent chips
Landscapes
- Mechanical Treatment Of Semiconductor (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/JP2022/041199 WO2024095464A1 (ja) | 2022-11-04 | 2022-11-04 | 半導体デバイスの製造方法 |
| WOPCT/JP2022/041199 | 2022-11-04 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW202420556A true TW202420556A (zh) | 2024-05-16 |
Family
ID=90929987
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW112141219A TW202420556A (zh) | 2022-11-04 | 2023-10-27 | 半導體元件的製造方法 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US20250329549A1 (https=) |
| JP (1) | JPWO2024095464A1 (https=) |
| CN (1) | CN119137731A (https=) |
| TW (1) | TW202420556A (https=) |
| WO (1) | WO2024095464A1 (https=) |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5837272B2 (ja) * | 2008-05-21 | 2015-12-24 | 日立化成株式会社 | 半導体製造装置の製造方法 |
| JP2015213201A (ja) * | 2015-08-25 | 2015-11-26 | 日東電工株式会社 | 半導体装置の製造方法 |
| JP2019033124A (ja) * | 2017-08-04 | 2019-02-28 | リンテック株式会社 | 半導体装置の製造方法、及び接着積層体 |
-
2022
- 2022-11-04 CN CN202280095458.2A patent/CN119137731A/zh active Pending
- 2022-11-04 WO PCT/JP2022/041199 patent/WO2024095464A1/ja not_active Ceased
- 2022-11-04 JP JP2024554064A patent/JPWO2024095464A1/ja active Pending
- 2022-11-04 US US18/857,189 patent/US20250329549A1/en active Pending
-
2023
- 2023-10-27 TW TW112141219A patent/TW202420556A/zh unknown
Also Published As
| Publication number | Publication date |
|---|---|
| US20250329549A1 (en) | 2025-10-23 |
| WO2024095464A1 (ja) | 2024-05-10 |
| CN119137731A (zh) | 2024-12-13 |
| JPWO2024095464A1 (https=) | 2024-05-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US12341025B2 (en) | Microelectronic assemblies | |
| US6940181B2 (en) | Thinned, strengthened semiconductor substrates and packages including same | |
| US6713366B2 (en) | Method of thinning a wafer utilizing a laminated reinforcing layer over the device side | |
| KR102276498B1 (ko) | 반도체 장치의 제조 방법 및 반도체 장치 | |
| CN103681711B (zh) | 半导体器件以及制造半导体器件的方法 | |
| CN115280489B (zh) | 具有缓冲层的半导体器件 | |
| CN113574663B (zh) | 具有支石墓结构的半导体装置及其制造方法 | |
| WO2016031684A1 (ja) | 半導体装置の製造方法および半導体装置 | |
| TW201523719A (zh) | 半導體封裝件之製造方法 | |
| CN102496596B (zh) | 晶圆承载结构及其制备方法以及晶圆减薄方法 | |
| TW202420556A (zh) | 半導體元件的製造方法 | |
| CN113632226A (zh) | 具有支石墓结构的半导体装置及其制造方法以及支撑片形成用层叠膜及其制造方法 | |
| CN113646871A (zh) | 半导体装置的制造方法、晶粒接合膜及切割晶粒接合一体型粘合片 | |
| CN116670829A (zh) | 粘接剂用组合物和膜状粘接剂、以及使用了膜状粘接剂的半导体封装及其制造方法 | |
| CN113574664B (zh) | 具有支石墓结构的半导体装置及其制造方法以及支撑片形成用层叠膜及其制造方法 | |
| US20230411231A1 (en) | Fan-out type packaging structure | |
| JP7476538B2 (ja) | 半導体装置を製造する方法 | |
| JP2023054825A (ja) | 半導体装置の製造方法 | |
| WO2022163763A1 (ja) | 電子部品実装基板の封止方法および熱硬化性シート | |
| CN113574665A (zh) | 具有支石墓结构的半导体装置及其制造方法以及支撑片形成用层叠膜及其制造方法 | |
| CN112786542A (zh) | 半导体封装及其制造方法 | |
| JP2011032381A (ja) | 接着剤組成物、それを用いたダイボンドフィルム、ダイボンドダイシング一体型フィルム、半導体搭載用支持部材及び半導体装置 | |
| JP7172022B2 (ja) | 半導体装置の製造方法 | |
| JPWO2024095464A5 (https=) | ||
| CN119256632A (zh) | 薄型配线部件的制造方法、薄型配线部件及配线基板的制造方法 |