TW202414578A - 含碳原子膜之乾式蝕刻法 - Google Patents
含碳原子膜之乾式蝕刻法 Download PDFInfo
- Publication number
- TW202414578A TW202414578A TW112127217A TW112127217A TW202414578A TW 202414578 A TW202414578 A TW 202414578A TW 112127217 A TW112127217 A TW 112127217A TW 112127217 A TW112127217 A TW 112127217A TW 202414578 A TW202414578 A TW 202414578A
- Authority
- TW
- Taiwan
- Prior art keywords
- carbon atom
- etching
- mask
- containing film
- carbon
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
- H10P50/24—Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials
- H10P50/242—Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials of Group IV materials
Landscapes
- Drying Of Semiconductors (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2022117495 | 2022-07-22 | ||
| JP2022-117495 | 2022-07-22 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW202414578A true TW202414578A (zh) | 2024-04-01 |
Family
ID=89617904
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW112127217A TW202414578A (zh) | 2022-07-22 | 2023-07-20 | 含碳原子膜之乾式蝕刻法 |
Country Status (4)
| Country | Link |
|---|---|
| JP (1) | JPWO2024019123A1 (https=) |
| CN (1) | CN119137715A (https=) |
| TW (1) | TW202414578A (https=) |
| WO (1) | WO2024019123A1 (https=) |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7115525B2 (en) * | 2004-09-02 | 2006-10-03 | Micron Technology, Inc. | Method for integrated circuit fabrication using pitch multiplication |
| JP5642001B2 (ja) * | 2011-03-25 | 2014-12-17 | 東京エレクトロン株式会社 | プラズマエッチング方法 |
| US9824896B2 (en) * | 2015-11-04 | 2017-11-21 | Lam Research Corporation | Methods and systems for advanced ion control for etching processes |
| JP2018200925A (ja) * | 2017-05-25 | 2018-12-20 | 東京エレクトロン株式会社 | エッチング方法およびエッチング装置 |
| US11195723B1 (en) * | 2020-12-11 | 2021-12-07 | Tokyo Electron Limited | Non-atomic layer deposition (ALD) method of forming sidewall passivation layer during high aspect ratio carbon layer etch |
-
2023
- 2023-07-20 JP JP2024535136A patent/JPWO2024019123A1/ja active Pending
- 2023-07-20 TW TW112127217A patent/TW202414578A/zh unknown
- 2023-07-20 WO PCT/JP2023/026645 patent/WO2024019123A1/ja not_active Ceased
- 2023-07-20 CN CN202380037841.7A patent/CN119137715A/zh active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| CN119137715A (zh) | 2024-12-13 |
| JPWO2024019123A1 (https=) | 2024-01-25 |
| WO2024019123A1 (ja) | 2024-01-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11961746B2 (en) | Substrate processing method and substrate processing apparatus | |
| KR100768363B1 (ko) | 반도체 집적회로장치의 제조방법 및 반도체 집적회로장치 | |
| TWI895444B (zh) | 使用保護層形成半導體裝置 | |
| CN111799167A (zh) | 制造半导体装置的方法 | |
| KR101476435B1 (ko) | 다중-레이어 레지스트 플라즈마 에치 방법 | |
| CN108475640A (zh) | 用于侧向硬模凹槽减小的混合碳硬模 | |
| JP2010245101A (ja) | ドライエッチング方法 | |
| CN111213224B (zh) | 蚀刻方法及半导体的制造方法 | |
| JP2004512673A (ja) | 炭素を含有するシリコン酸化物膜をエッチングする方法 | |
| JP2004505464A (ja) | 半導体構造物から有機残留物を除去する方法 | |
| TW202414578A (zh) | 含碳原子膜之乾式蝕刻法 | |
| Tsutsumi et al. | Fabrication technology of ultrafine SiO 2 masks and Si nanowires using oxidation of vertical sidewalls of a poly-Si layer | |
| US6544896B1 (en) | Method for enhancing etching of TiSix | |
| TW202414577A (zh) | 含碳原子膜之乾式蝕刻法 | |
| TW202427600A (zh) | 低溫蝕刻 | |
| CN119132929A (zh) | 沟槽刻蚀方法及半导体器件 | |
| US20240096640A1 (en) | High Aspect Ratio Contact (HARC) Etch | |
| CN106548977A (zh) | 一种空气隙结构的制造方法 | |
| JP2006108484A (ja) | 層間絶縁膜のドライエッチング方法 | |
| US20090104776A1 (en) | Methods for forming nested and isolated lines in semiconductor devices | |
| JP2002289577A (ja) | 基板上に堆積した有機珪素化合物を含有する材料の薄膜のエッチング法 | |
| JP4500023B2 (ja) | 層間絶縁膜のドライエッチング方法 | |
| US12417917B2 (en) | Methods for fabricating semiconductor devices | |
| JP6403017B2 (ja) | インプリント用テンプレート基板の製造方法、インプリント用テンプレート基板、インプリント用テンプレート、および半導体装置の製造方法 | |
| US7560387B2 (en) | Opening hard mask and SOI substrate in single process chamber |