TW202347608A - 用於製作雙重絕緣體上半導體結構之方法 - Google Patents
用於製作雙重絕緣體上半導體結構之方法 Download PDFInfo
- Publication number
- TW202347608A TW202347608A TW112103176A TW112103176A TW202347608A TW 202347608 A TW202347608 A TW 202347608A TW 112103176 A TW112103176 A TW 112103176A TW 112103176 A TW112103176 A TW 112103176A TW 202347608 A TW202347608 A TW 202347608A
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- donor substrate
- substrate
- insulating layer
- single crystal
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
- H10P90/19—Preparing inhomogeneous wafers
- H10P90/1904—Preparing vertically inhomogeneous wafers
- H10P90/1906—Preparing SOI wafers
- H10P90/1914—Preparing SOI wafers using bonding
- H10P90/1916—Preparing SOI wafers using bonding with separation or delamination along an ion implanted layer, e.g. Smart-cut
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
- H10D86/201—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates the substrates comprising an insulating layer on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
- H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
- H10P14/6302—Non-deposition formation processes
- H10P14/6304—Formation by oxidation, e.g. oxidation of the substrate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P52/00—Grinding, lapping or polishing of wafers, substrates or parts of devices
- H10P52/40—Chemomechanical polishing [CMP]
- H10P52/403—Chemomechanical polishing [CMP] of conductive or resistive materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
- H10P95/90—Thermal treatments, e.g. annealing or sintering
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/10—Isolation regions comprising dielectric materials
- H10W10/181—Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers
Landscapes
- Element Separation (AREA)
- Thin Film Transistor (AREA)
- Recrystallisation Techniques (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR2200850A FR3132383A1 (fr) | 2022-01-31 | 2022-01-31 | Procédé de fabrication d’une structure de type double semi-conducteur sur isolant |
| FRFR2200850 | 2022-01-31 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW202347608A true TW202347608A (zh) | 2023-12-01 |
Family
ID=80999171
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW112103176A TW202347608A (zh) | 2022-01-31 | 2023-01-30 | 用於製作雙重絕緣體上半導體結構之方法 |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US20250140600A1 (https=) |
| EP (1) | EP4473559B1 (https=) |
| JP (1) | JP2025504526A (https=) |
| KR (1) | KR20240140161A (https=) |
| CN (1) | CN118613903A (https=) |
| FR (1) | FR3132383A1 (https=) |
| TW (1) | TW202347608A (https=) |
| WO (1) | WO2023144495A1 (https=) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2025138554A1 (zh) * | 2023-12-25 | 2025-07-03 | 中国科学院微电子研究所 | 一种新型绝缘体上硅晶圆及其制备方法 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3395661B2 (ja) * | 1998-07-07 | 2003-04-14 | 信越半導体株式会社 | Soiウエーハの製造方法 |
| JP3975634B2 (ja) * | 2000-01-25 | 2007-09-12 | 信越半導体株式会社 | 半導体ウェハの製作法 |
| US7160753B2 (en) * | 2004-03-16 | 2007-01-09 | Voxtel, Inc. | Silicon-on-insulator active pixel sensors |
| FR2952224B1 (fr) * | 2009-10-30 | 2012-04-20 | Soitec Silicon On Insulator | Procede de controle de la repartition des contraintes dans une structure de type semi-conducteur sur isolant et structure correspondante. |
-
2022
- 2022-01-31 FR FR2200850A patent/FR3132383A1/fr active Pending
-
2023
- 2023-01-30 TW TW112103176A patent/TW202347608A/zh unknown
- 2023-01-30 CN CN202380019045.0A patent/CN118613903A/zh active Pending
- 2023-01-30 WO PCT/FR2023/050115 patent/WO2023144495A1/fr not_active Ceased
- 2023-01-30 EP EP23706411.8A patent/EP4473559B1/fr active Active
- 2023-01-30 US US18/834,482 patent/US20250140600A1/en active Pending
- 2023-01-30 KR KR1020247029259A patent/KR20240140161A/ko active Pending
- 2023-01-30 JP JP2024543909A patent/JP2025504526A/ja active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2025138554A1 (zh) * | 2023-12-25 | 2025-07-03 | 中国科学院微电子研究所 | 一种新型绝缘体上硅晶圆及其制备方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2025504526A (ja) | 2025-02-12 |
| WO2023144495A1 (fr) | 2023-08-03 |
| KR20240140161A (ko) | 2024-09-24 |
| EP4473559B1 (fr) | 2026-03-18 |
| CN118613903A (zh) | 2024-09-06 |
| EP4473559A1 (fr) | 2024-12-11 |
| FR3132383A1 (fr) | 2023-08-04 |
| US20250140600A1 (en) | 2025-05-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP1635396B1 (en) | Laminated semiconductor substrate and process for producing the same | |
| JPH1197379A (ja) | 半導体基板及び半導体基板の製造方法 | |
| US7563697B2 (en) | Method for producing SOI wafer | |
| US20080102601A1 (en) | Method for producing a semiconductor substrate | |
| CN107615445B (zh) | 绝缘体上硅晶圆的制造方法 | |
| JP3327180B2 (ja) | Soi層上酸化膜の形成方法ならびに結合ウエーハの製造方法およびこの方法で製造される結合ウエーハ | |
| JP2004193515A (ja) | Soiウエーハの製造方法 | |
| US8367519B2 (en) | Method for the preparation of a multi-layered crystalline structure | |
| JP2008021992A (ja) | 接合界面安定化のための熱処理 | |
| JP5025957B2 (ja) | 欠陥クラスタを有する基板内に形成された薄い層を転写する方法 | |
| JP2013516767A5 (https=) | ||
| JP7159518B2 (ja) | セミコンダクタオンインシュレータ基板の表面を平滑化するためのプロセス | |
| TW202347608A (zh) | 用於製作雙重絕緣體上半導體結構之方法 | |
| WO2009141954A1 (ja) | 貼り合わせウェーハの製造方法及び貼り合わせウェーハ | |
| CN102318055B (zh) | 旨在减少施主衬底拉伸应力状态的异质结构体的制造方法 | |
| JPH11354761A (ja) | Soi基板及びその製造方法 | |
| US20250140601A1 (en) | Process for fabricating a double semiconductor-on-insulator structure | |
| JP5113182B2 (ja) | 欠陥クラスタを有する基板内に形成された薄層の転写のための改善された方法 | |
| JP2004087767A (ja) | Soiウエーハの製造方法 | |
| JPH0964318A (ja) | 基板及びその製造方法 |