TW202247306A - 採用電容器嵌入式重分佈層（ｒｄｌ）基板以將（諸）ｉｃ晶片對接到封裝基板的積體電路（ｉｃ）封裝以及相關方法 - Google Patents

採用電容器嵌入式重分佈層（ｒｄｌ）基板以將（諸）ｉｃ晶片對接到封裝基板的積體電路（ｉｃ）封裝以及相關方法 Download PDF

Info

Publication number
TW202247306A
TW202247306A TW111113425A TW111113425A TW202247306A TW 202247306 A TW202247306 A TW 202247306A TW 111113425 A TW111113425 A TW 111113425A TW 111113425 A TW111113425 A TW 111113425A TW 202247306 A TW202247306 A TW 202247306A
Authority
TW
Taiwan
Prior art keywords
rdl
substrate
layer
package
capacitor
Prior art date
Application number
TW111113425A
Other languages
English (en)
Chinese (zh)
Inventor
智弘 崔
吉里德爾 娜拉帕帝
威廉 斯托內
建文 徐
鐘海 金
派瑞安南 曲丹巴瑞
艾哈默 賽義德
Original Assignee
美商高通公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 美商高通公司 filed Critical 美商高通公司
Publication of TW202247306A publication Critical patent/TW202247306A/zh

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/495—Capacitive arrangements or effects of, or between wiring layers
    • H10W20/496—Capacitor integral with wiring layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D1/00—Resistors, capacitors or inductors
    • H10D1/60—Capacitors
    • H10D1/68—Capacitors having no potential barriers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H10W70/095—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers of vias therein
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/63—Vias, e.g. via plugs
    • H10W70/635—Through-vias
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/65—Shapes or dispositions of interconnections
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/65—Shapes or dispositions of interconnections
    • H10W70/652—Cross-sectional shapes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/65—Shapes or dispositions of interconnections
    • H10W70/654—Top-view layouts
    • H10W70/655—Fan-out layouts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/401—Package configurations characterised by multiple insulating or insulated package substrates, interposers or RDLs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
TW111113425A 2021-04-22 2022-04-08 採用電容器嵌入式重分佈層（ｒｄｌ）基板以將（諸）ｉｃ晶片對接到封裝基板的積體電路（ｉｃ）封裝以及相關方法 TW202247306A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US17/237,828 US12218041B2 (en) 2021-04-22 2021-04-22 Integrated circuit (IC) packages employing a capacitor-embedded, redistribution layer (RDL) substrate for interfacing an IC chip(s) to a package substrate, and related methods
US17/237,828 2021-04-22

Publications (1)

Publication Number Publication Date
TW202247306A true TW202247306A (zh) 2022-12-01

Family

ID=81392673

Family Applications (1)

Application Number Title Priority Date Filing Date
TW111113425A TW202247306A (zh) 2021-04-22 2022-04-08 採用電容器嵌入式重分佈層（ｒｄｌ）基板以將（諸）ｉｃ晶片對接到封裝基板的積體電路（ｉｃ）封裝以及相關方法

Country Status (8)

Country Link
US (5) US12218041B2 (cg-RX-API-DMAC10.html)
EP (1) EP4327361A1 (cg-RX-API-DMAC10.html)
JP (1) JP2024514601A (cg-RX-API-DMAC10.html)
KR (1) KR20240000470A (cg-RX-API-DMAC10.html)
CN (1) CN117043943A (cg-RX-API-DMAC10.html)
BR (1) BR112023021017A2 (cg-RX-API-DMAC10.html)
TW (1) TW202247306A (cg-RX-API-DMAC10.html)
WO (1) WO2022226465A1 (cg-RX-API-DMAC10.html)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI806490B (zh) * 2022-03-14 2023-06-21 巨擘科技股份有限公司 封裝基板結構
US20240079352A1 (en) * 2022-09-02 2024-03-07 Qualcomm Incorporated Integrated circuit (ic) packages employing capacitor interposer substrate with aligned external interconnects, and related fabrication methods
US20240113073A1 (en) * 2022-09-29 2024-04-04 Intel Corporation Side of a die that is coplanar with a side of a molding
US12660693B2 (en) * 2022-10-28 2026-06-16 Murata Manufacturing Co., Ltd. Integration of discrete embeddable capacitors on integrated circuit chips
CN120727696B (zh) * 2025-09-01 2026-01-13 浙江大学 一种正交堆叠的双面冷却功率模块及其制备方法

Family Cites Families (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0646954A3 (en) * 1993-09-29 1997-08-27 Fujitsu Ltd One-step etching process with minor defects.
JP4405253B2 (ja) * 2003-03-19 2010-01-27 日本特殊陶業株式会社 中継基板、半導体素子付き中継基板、中継基板付き基板、半導体素子と中継基板と基板とからなる構造体
JP2005039243A (ja) 2003-06-24 2005-02-10 Ngk Spark Plug Co Ltd 中間基板
US7271476B2 (en) * 2003-08-28 2007-09-18 Kyocera Corporation Wiring substrate for mounting semiconductor components
JP2005327984A (ja) * 2004-05-17 2005-11-24 Shinko Electric Ind Co Ltd 電子部品及び電子部品実装構造の製造方法
JP2009302426A (ja) * 2008-06-17 2009-12-24 Toray Ind Inc 回路基板の製造方法
US8362599B2 (en) 2009-09-24 2013-01-29 Qualcomm Incorporated Forming radio frequency integrated circuits
JP5429019B2 (ja) 2010-04-16 2014-02-26 富士通株式会社 キャパシタ及びその製造方法
US9128123B2 (en) * 2011-06-03 2015-09-08 Taiwan Semiconductor Manufacturing Company, Ltd. Interposer test structures and methods
US8748284B2 (en) 2011-08-12 2014-06-10 Taiwan Semiconductor Manufacturing Company, Ltd. Method of manufacturing decoupling MIM capacitor designs for interposers
US9478474B2 (en) 2012-12-28 2016-10-25 Taiwan Semiconductor Manufacturing Company, Ltd. Methods and apparatus for forming package-on-packages
US20140225706A1 (en) * 2013-02-13 2014-08-14 Qualcomm Incorporated In substrate coupled inductor structure
JP2015018988A (ja) * 2013-07-12 2015-01-29 パナソニック株式会社 キャパシタ内蔵基板及びその製造方法、キャパシタ内蔵基板を用いた半導体装置
US9275955B2 (en) * 2013-12-18 2016-03-01 Intel Corporation Integrated circuit package with embedded bridge
US9935052B1 (en) 2014-11-26 2018-04-03 Altera Corporation Power line layout in integrated circuits
JP6585707B2 (ja) * 2015-03-26 2019-10-02 京セラ株式会社 コンデンサ内蔵基板およびインターポーザ並びに実装基板
JP6449760B2 (ja) * 2015-12-18 2019-01-09 ルネサスエレクトロニクス株式会社 半導体装置
US9859258B2 (en) 2016-05-17 2018-01-02 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and method of manufacture
US10872852B2 (en) * 2016-10-12 2020-12-22 Micron Technology, Inc. Wafer level package utilizing molded interposer
WO2018187899A1 (en) * 2017-04-10 2018-10-18 Credo Technology Group Ltd. Cage‐shielded interposer inductances
US10763239B2 (en) * 2017-10-27 2020-09-01 Taiwan Semiconductor Manufacturing Co., Ltd. Multi-chip wafer level packages and methods of forming the same
US10535636B2 (en) 2017-11-15 2020-01-14 Taiwan Semiconductor Manufacturing Company, Ltd. Integrating passive devices in package structures
CN110634750A (zh) * 2018-06-22 2019-12-31 台湾积体电路制造股份有限公司 半导体装置及其制造方法
US10879183B2 (en) * 2018-06-22 2020-12-29 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and method of manufacture
KR102595865B1 (ko) 2019-03-04 2023-10-30 삼성전자주식회사 하이브리드 인터포저를 갖는 반도체 패키지
US11063013B2 (en) 2019-05-15 2021-07-13 Advanced Semiconductor Engineering, Inc. Semiconductor package structure
US12341129B2 (en) * 2019-06-13 2025-06-24 Intel Corporation Substrateless double-sided embedded multi-die interconnect bridge
TWI725452B (zh) 2019-06-20 2021-04-21 矽品精密工業股份有限公司 電子封裝件及其製法
US11133258B2 (en) * 2019-07-17 2021-09-28 Taiwan Semiconductor Manufacturing Company, Ltd. Package with bridge die for interconnection and method forming same
US11854984B2 (en) * 2019-09-25 2023-12-26 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor package and manufacturing method thereof
US11688693B2 (en) * 2019-10-29 2023-06-27 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor packages and method of manufacture
US11671010B2 (en) * 2020-02-07 2023-06-06 Taiwan Semiconductor Manufacturing Company, Ltd. Power delivery for multi-chip-package using in-package voltage regulator
US12439616B2 (en) * 2021-03-26 2025-10-07 Intel Corporation Integrated circuit package redistribution layers with metal-insulator-metal (MIM) capacitors

Also Published As

Publication number Publication date
WO2022226465A1 (en) 2022-10-27
US20220344250A1 (en) 2022-10-27
EP4327361A1 (en) 2024-02-28
CN117043943A (zh) 2023-11-10
US20260198348A1 (en) 2026-07-09
US20260198349A1 (en) 2026-07-09
JP2024514601A (ja) 2024-04-02
KR20240000470A (ko) 2024-01-02
US20260198350A1 (en) 2026-07-09
US12218041B2 (en) 2025-02-04
US20250118645A1 (en) 2025-04-10
BR112023021017A2 (pt) 2023-12-19

Similar Documents

Publication Publication Date Title
US12218041B2 (en) Integrated circuit (IC) packages employing a capacitor-embedded, redistribution layer (RDL) substrate for interfacing an IC chip(s) to a package substrate, and related methods
TWI874570B (zh) 採用分離式雙面金屬化結構以利於採用堆疊式晶粒的半導體晶粒（ｄｉｅ）模組的積體電路（ｉｃ）封裝及相關製造方法
TW202236579A (zh) 將前側後端製程（ｆｓ－ｂｅｏｌ）到背側後端製程（ｂｓ－ｂｅｏｌ）堆疊用於三維（３ｄ）晶粒堆疊的積體電路（ｉｃ）封裝及相關製造方法
TW202320247A (zh) 用於支援更高連接密度的多晶粒（多－晶粒）積體電路（ｉｃ）封裝和相關製造方法
TWI898020B (zh) 具有基板上嵌入式跡線基板（ｅｔｓ）層的積體電路（ｉｃ）封裝基板以及相關製造方法
TW202412247A (zh) 採用具有對準的外部互連的電容器中介層基板的積體電路（ｉｃ）封裝以及相關製造方法
TW202343703A (zh) 採用促進半導體晶粒堆疊的重分佈層（ｒｄｌ）內插器的三維（３ｄ）積體電路（ｉｃ）（３ｄｉｃ）封裝以及相關的製作方法
TW202306094A (zh) 在晶粒－基板支起腔中採用晶粒到晶粒（ｄ２ｄ）連接的拆分式晶粒積體電路（ｉｃ）封裝及相關製造方法
TW202335240A (zh) 採用轉用晶種層形成至後端製程（ｂｅｏｌ）結構的額外信號路徑的半導體晶粒、以及相關積體電路（ｉｃ）封裝和製造方法
TW202303890A (zh) 積體電路晶粒的互連層上的層間媒體中的深溝槽電容器及相關方法
TW202318609A (zh) 具有用於積體電路（ｉｃ）封裝高度控制的具有多種厚度的嵌入式金屬跡線的嵌入式跡線基板（ｅｔｓ）
TW202314873A (zh) 將附加金屬用於基於ｅｔｓ的基板中的嵌入式金屬跡線以獲得減少的信號路徑阻抗的積體電路（ｉｃ）封裝及相關製造方法
CN118284965A (zh) 具有管芯侧嵌入、面朝上的深沟槽电容器（dtc）的封装基板及相关集成电路（ic）封装件和制造方法
WO2023288163A1 (en) Package substrate employing integrated slot-shaped antenna(s), and related integrated circuit (ic) packages and fabrication methods
TWI914389B (zh) 用於改進連通性的具有重構晶粒中介體的積體電路（ｉｃ）及相關製造方法
TW202425236A (zh) 採用旁路金屬跡線信號佈線的深溝槽電容器（ｄｔｃ）以及相關的積體電路（ｉｃ）封裝和製造方法
TW202322330A (zh) 採用耦合到晶粒側嵌入式跡線基板（ｅｔｓ）層中的嵌入式金屬跡線的補充金屬層的積體電路（ｉｃ）封裝以及相關的製造方法
TW202407815A (zh) 為了增加的訊號佈線容量採用焊盤金屬化層的封裝襯底、以及相關的積體電路（ｉｃ）封裝和製造方法
US20260090465A1 (en) RADIO-FREQUENCY (RF) INTEGRATED CIRCUITS (ICs) EMPLOYING MULTIPLE COUPLED DIES FOR FACILITATING ELECTRICAL ISOLATION OF RF DEVICES, AND RELATED FABRICATION METHODS
TW202515001A (zh) 採用具有將晶粒熱耦接至中介層基板之金屬互連的金屬塊以耗散該晶粒熱能的積體電路（ｉｃ）封裝以及相關製造方法
TW202335222A (zh) 在竪直相鄰互連層之間採用直接耦合金屬線以降低耦合電阻的積體電路（ｉｃ）及相關方法