TW202147470A - 為引線迴路產生引線迴路輪廓的方法以及檢查相鄰的引線迴路之間具有足夠間隙的方法 - Google Patents
為引線迴路產生引線迴路輪廓的方法以及檢查相鄰的引線迴路之間具有足夠間隙的方法 Download PDFInfo
- Publication number
- TW202147470A TW202147470A TW110133033A TW110133033A TW202147470A TW 202147470 A TW202147470 A TW 202147470A TW 110133033 A TW110133033 A TW 110133033A TW 110133033 A TW110133033 A TW 110133033A TW 202147470 A TW202147470 A TW 202147470A
- Authority
- TW
- Taiwan
- Prior art keywords
- loop
- lead
- wire
- semiconductor package
- profiles
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 54
- 239000004065 semiconductor Substances 0.000 claims abstract description 57
- 238000007493 shaping process Methods 0.000 claims description 8
- 238000004806 packaging method and process Methods 0.000 description 9
- 238000005457 optimization Methods 0.000 description 5
- 238000007689 inspection Methods 0.000 description 3
- 230000035899 viability Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000004590 computer program Methods 0.000 description 1
- 238000009795 derivation Methods 0.000 description 1
- 239000005022 packaging material Substances 0.000 description 1
- 230000000704 physical effect Effects 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 235000012431 wafers Nutrition 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/43—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4885—Wire-like parts or pins
- H01L21/4889—Connection or disconnection of other leads to or from wire-like parts, e.g. wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/46—Structure, shape, material or disposition of the wire connectors prior to the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/78—Apparatus for connecting with wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/43—Manufacturing methods
- H01L2224/43985—Methods of manufacturing wire connectors involving a specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45014—Ribbon connectors, e.g. rectangular cross-section
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48095—Kinked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/4905—Shape
- H01L2224/49051—Connectors having different shapes
- H01L2224/49052—Different loop heights
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
- H01L2224/49111—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/4917—Crossed wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8512—Aligning
- H01L2224/85121—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
- H01L2224/85122—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors by detecting inherent features of, or outside, the semiconductor or solid-state body
- H01L2224/85123—Shape or position of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8512—Aligning
- H01L2224/85121—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
- H01L2224/85122—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors by detecting inherent features of, or outside, the semiconductor or solid-state body
- H01L2224/85125—Bonding areas on the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8512—Aligning
- H01L2224/85121—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
- H01L2224/85122—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors by detecting inherent features of, or outside, the semiconductor or solid-state body
- H01L2224/85127—Bonding areas outside the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8512—Aligning
- H01L2224/85121—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors
- H01L2224/85122—Active alignment, i.e. by apparatus steering, e.g. optical alignment using marks or sensors by detecting inherent features of, or outside, the semiconductor or solid-state body
- H01L2224/85129—Shape or position of the other item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/859—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector involving monitoring, e.g. feedback loop
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Geometry (AREA)
- Wire Bonding (AREA)
- Ropes Or Cables (AREA)
- Paper (AREA)
- Length Measuring Devices With Unspecified Measuring Means (AREA)
Abstract
本發明提供了一種產生與半導體封裝相關的引線迴路輪廓的方法。所述方法包括以下步驟:(a)提供與半導體封裝相關的封裝資料;和(b)產生半導體封裝的引線迴路的迴路輪廓,所述迴路輪廓包括沿著所述引線迴路的長度的至少一部分的容許帶。
Description
本發明涉及引線迴路的形成,具體涉及為半導體封裝中的引線迴路產生引線迴路輪廓的改良方法。
在半導體器件的加工和封裝中,引線鍵合仍然是在封裝體內的兩個位置之間(例如,在半導體晶粒的晶粒墊片和引線框的引線之間)提供電氣互連的主要方法。更詳而言之,使用引線鍵合器(也稱為引線鍵合機)將引線迴路形成在各個位置之間,並以電氣互連。例如,可使用球鍵合機、楔形鍵合機和條帶鍵合機等形成引線迴路。在球鍵合機上形成的示例性的引線迴路包括(i)鍵合至第一鍵合位置(例如,半導體晶粒的晶粒墊片)的球鍵合,(ii)鍵合至第二鍵合位置(例如,引線框的引線)的針腳式鍵合,和(iii)位於球鍵合和針腳式鍵合之間的一定長度的引線。設計引線鍵合工業的示例性專利文獻包括:美國專利8,302,840號、美國專利9,496,240號和美國專利申請公佈2001/0072406號,這些專利文獻中的每篇的全部內容通過引用結合於此。
在具有高數目的引線迴路的封裝(例如,高引腳數引線鍵合應用)中,引線迴路可以在空間中重疊(例如,在三維空間中彼此交錯)。然而,在鍵合器上的迴路成形的最佳化過程很費力,通常需要幾周或幾個月的時間。此外,在完成迴路成形的最佳化之後,並不能保證將擬定的所有引線迴路包含在給定封裝中迴路是確實可行的。圍繞引線迴路的可行性的不確定性,將迫使封裝設計者考慮(除引線鍵合外的)其它可替代的封裝技術。
因此,提供為半導體封裝中的引線迴路產生引線迴路輪廓的改良方法是迫切需要的。
根據本發明的示例性實施例,提供了一種產生與半導體封裝相關的引線迴路的方法。所述方法包括以下步驟:(a)提供與半導體封裝相關的封裝資料;以及(b)產生半導體封裝的引線迴路的迴路輪廓,該迴路輪廓包括沿著該引線迴路的長度的至少一部分的容許帶。
本發明的方法還可以被實施為裝置(例如,實施為引線鍵合機的智能的一部分),或者被實施為電腦可讀載體上的電腦程式指令(例如,實施為用於與引線鍵合機結合使用的電腦可讀載體)。
在本文中,「迴路輪廓」或「引線迴路輪廓」等用語是指第一鍵合位置(例如,引線迴路的球鍵合位置)和第二鍵合位置(例如,引線迴路的針腳式鍵合位置)之間的引線迴路形狀的規格。迴路輪廓通常由引線鍵合機的使用者設定,並且包括給定的引線迴路的期望規格。例如,迴路輪廓規格通常包括(i)要包括在引線迴路中的彎曲和(或)扭結的數目,和(ii)空間中的彎曲或扭結的位置(例如,相對於第一鍵合位置和第二鍵合位置中的至少一個位置的xyz座標)。由於最大迴路高度通常出現在引線迴路的彎曲或扭結處,所以迴路輪廓也可以包括所得的引線迴路的最大迴路高度。「迴路形狀」或「引線迴路形狀」等用詞通常與「迴路輪廓」或「引線迴路輪廓」同義使用。根據本發明的某些方面,迴路輪廓還應包括圍繞(或繞著)引線迴路的至少一部分設置的容許帶。
在本文中,「容許帶」或「間隙區域」等用詞是指圍繞(或繞著)給定的引線迴路輪廓的範圍(例如,3D區域)。根據本發明的示例性態樣,理想的是,相鄰的容許帶不會彼此重疊,或者如果它們彼此重疊,它們可以在預定的規格內重疊。當然,在本發明的範疇內,使相鄰的容許帶也可以重疊。此外,容許帶也適用於諸如晶粒的一部分(例如,晶粒邊緣)、相鄰的部件(例如,表面安裝部件)等的其它障礙物。也就是說,根據本發明的示例性態樣,理想的是,容許帶不會與此類障礙物的位置重疊。
根據本發明的特定實施例,提供了將引線迴路輪廓(例如,引線迴路形狀)最佳化的方法,所述方法包括三維引線迴路的最佳化。所述方法可包括為半導體封裝中的每個引線迴路產生三維(3D)的迴路輪廓。當引線迴路在引線鍵合器上被鍵合時,引線迴路經常會傾斜和搖擺。本發明的各個方面基於引線迴路的物理特性考慮了它們的潛在缺陷(例如,引線傾斜、引線搖擺等),並設置了圍繞每個引線的容許帶(例如,也可稱為容許區域、間隙區域、衝突區域等)。這種容許帶可形成為包括平截頭體、橢圓體。此外,在這種容許帶之間執行間隙/干擾檢查的方法允許堅固的迴路形狀設計,並允許迴路最佳化的時間顯著縮短。
為了執行這種間隙/干擾檢查,演算法(例如,在引線鍵合器的電腦上運行的或者在引線鍵合器以外的電腦上運行的演算法)可以利用引線迴路形狀、扭結位置、引線跨度、引線長度、引線鍵合位置等。在確認可接受的引線迴路輪廓(包括可接受的容許帶)後,可以使用額外的處理過程(包括其它演算法)來確定(例如,使用在引線鍵合機的電腦、或另一台電腦等上運行的一個或多個演算法來自動確定)形成被包括在半導體封裝中的引線迴路的順序。
現在參考附圖,圖1A示出了在半導體晶粒102和引線框的引線104a之間延伸的引線迴路100。如圖1A所示,引線迴路100具有例如包括各種扭結、彎曲和引線跨度的迴路輪廓(例如,迴路形狀)。圖1B示出了引線迴路100,引線迴路100在引線迴路100的第一端連接至(半導體晶粒102的)晶粒墊片102a並在引線迴路100的第二端連接至引線104a。圖1C示出了引線迴路100的透視圖。
根據本發明的特定示例性實施例,容許帶被包括在引線迴路輪廓中。圖2A至圖2C示出了這種迴路輪廓的示例。更詳而言之,圖2A所示的引線迴路100的迴路輪廓包括容許帶100a。容許帶100a包括多個區段:區段100a1、區段100a2、區段100a3和區段100a4。在容許帶100a的各個區段之間的是如球體、橢圓體等的形狀。在圖2A至圖2C的示例中,容許帶沿著其長度具有均勻直徑的圓形形狀。然而,應當理解的是,本發明的迴路輪廓中的容許帶的形式可以有其他顯著的變化。例如,這種容許帶可以具有非圓形形狀,(例如,橢圓形或其它形狀),並且容許帶的直徑(或其它可測量的量)可以沿著引線迴路的長度變化。
圖3A至圖3C示出了與圖2A至圖2C所示的容許帶100a相比不同的、與引線迴路100相連的容許帶200a。如圖3A至圖3C所示,容許帶200a包括區段200a1、區段200a2、區段200a3和區段200a4。如在圖3A至圖3C中進一步示出的,區段200a1、區段200a2、區段200a3和區段200a4中的每個具有沿著它們各自的長度變化的形狀。例如,參考區段200a1,隨著引線遠離半導體晶粒102上的第一鍵合位置向上延伸,容許帶的尺寸也隨之增大。
根據本發明的內容,在半導體封裝中具有多個引線迴路(例如,一個或多個引線迴路與其它引線迴路可能重疊或交錯)的應用中,包括容許帶的迴路輪廓特別實用。圖4A至圖4C示出了在半導體晶粒402與引線框的引線404a、404b之間延伸的兩個引線迴路400、410。更具體來說,引線迴路400在晶粒墊片402a和引線404a之間延伸。同樣地,引線迴路410在晶粒墊片402b和引線404b之間延伸。
圖5A至圖5C示出了包括容許帶的引線迴路400和引線迴路410的迴路輪廓。更具體而言,引線迴路400包括容許帶400a(其中,容許帶400a包括如以上結合其它容許帶描述的多個區段)和容許帶410a(其中,容許帶410a包括如上所述的區段)。如圖5C所示,容許帶400a和容許帶410a之間存在足夠的間隙。
為了確定引線迴路的相鄰容許帶之間是否存在足夠的間隙,可以使用演算法(等)來檢查相鄰容許帶是否符合如相鄰容許帶之間的可接受的間隙水平的預定標準。在確定給定的應用中的可接受的間隙量時,這種演算法可以取決於現有資料(例如,在資料結構、資料庫、查閱資料表等中的現有資料)。如果檢查指示不符合預定標準(例如,在包括容許帶的迴路輪廓的至少一部分之間沒有可接受的間隙水平),則可以調整一個或多個迴路輪廓。在調整後,可以再執行一次檢查以確定是否符合預定標準。
圖6A示出了在半導體晶粒602和引線框的引線604a、引線604b、引線604c之間延伸的三個引線迴路600、610和620。更具體來說,引線迴路600在半導體晶粒602的晶粒墊片(未示於圖中)和引線604a之間延伸。同樣地,引線迴路610在半導體晶粒602的晶粒墊片(未示於圖中)和引線604b之間延伸。同樣地,引線迴路620在半導體晶粒602的晶粒墊片(未示於圖中)和引線604c之間延伸。為了具體說明本發明的態樣,現假設「檢查」確定了相鄰的引線迴路610和引線迴路620不符合預定標準。更具體來說,假設在引線迴路610和引線迴路620的容許帶之間沒有足夠的間隙。如在圖6B所示的示例中,引線迴路620(此時被稱為引線迴路620')的迴路輪廓(迴路形狀)已經被改變以提供足夠的間隙。更詳而言之,引線迴路620的扭結位置被改變而得到引線迴路620'。以下將結合圖7A至圖7C以及圖8A至圖8C詳細描述此過程。
具體參考圖7A至圖7C,引線迴路600、引線迴路610和引線迴路620中的每個包括各自的容許帶600a、容許帶610a和容許帶620a。如圖7C所示,容許帶610a和容許帶620a之間沒有足夠的間隙。具體參考圖8A至圖8C,其中,引線迴路620的迴路輪廓已經被改變(如上文結合圖6B所描述的,其中,引線迴路現在被標記為620'),此時足夠的間隙被提供在容許帶610a和容許帶620a'之間。
圖9是根據本發明的特定示例性實施例的流程圖。本領域技術人員應當理解,流程圖中包括的某些步驟可以被省略;某些附加步驟可以被添加;並且,步驟的順序可以從所示的順序被改變。
圖9示出了一種產生與半導體封裝相關的引線迴路輪廓的方法。在步驟900中,提供與半導體封裝相關的封裝資料(例如,半導體封裝的二維引線佈局)。可以使用關於封裝的電腦資料(例如,與半導體封裝相關的CAD資料)將這種封裝資料提供至引線鍵合機。在另一示例中,可以使用引線鍵合機的線上(例如,在鍵合器上)教學參考系統來提供封裝資料。封裝資料的具體件數當然會因應用而異;然而,可作為封裝資料提供至引線鍵合機(或者與引線鍵合機分開,例如提供至離線電腦系統)的資料的類型的示例包括半導體晶粒高度、半導體晶粒的晶粒墊片位置、引線框的引線位置,第一鍵合位置和第二鍵合位置之間的相對距離、引線直徑以及引線類型。
在步驟902中,產生半導體封裝的複數個引線迴路的迴路輪廓。迴路輪廓(例如,引線迴路形狀)包括沿著引線迴路的長度的至少一部分的容許帶。在步驟904中,執行檢查以確定步驟902中產生的複數個引線迴路的迴路輪廓是否符合預定標準(例如,這種預定標準可包括在迴路輪廓之間的可接受的間隙水平)。
如果符合預定標準(如在步驟904中的檢查期間所確定的),則在步驟906中使用迴路輪廓為引線迴路中的每個產生迴路成形參數。如果不符合預定標準(如在步驟904中的檢查期間所確定的),在步驟908中調整迴路輪廓中的至少一個(例如,參見結合圖6B及圖7A至圖7C所示出和描述的對迴路輪廓的調整)。在步驟908後,在步驟904中對調整後的迴路輪廓重複檢查,可以重複所述處理過程直到在步驟906中符合預定標準。可替代地,在預定數目的循環(或時間、或其它標準)後,該工藝可以被放棄(終止),並且半導體器件可被認為不適用於引線鍵合。在另一替代方案中,使用者能夠覆寫(手動地或自動地)不符合的預定標準。
根據本發明的特定示例性實施例,使用在電腦(例如,與在引線鍵合機上的或與引線鍵合機分離的電腦)上運行的演算法來限定迴路成形參數(從而限定迴路成形軌跡)。示例性的迴路成形參數包括:(a)用於形成引線迴路的工具軌跡,工具軌跡包括每段運動的端點位置和端點之間的軌跡;(b)通過引線鍵合機的換能器施加的鍵合能量參數;(c)通過引線鍵合機施加的鍵合力參數;(d)與鍵合能量和鍵合力中的至少一個相關的時間參數;(e)在形成所期望的引線迴路的引線鍵合循環的至少一部分期間的鍵合工具速度;(f)在形成所期望的引線迴路的引線鍵合循環的至少一部分期間的引線夾具位置。
結合迴路成形參數的推導,演算法可以利用儲存在引線鍵合機中(或儲存在另一位置中)的迴路模型資料來更接近地估計與所期望的引線迴路相關的迴路成形參數。例如,通過實驗和測試,使用各種引線類型,用於各種類型的引線迴路的所期望的迴路成形參數可以被推導出來並儲存在引線鍵合機的記憶體中(例如,通過查閱資料表等)或者能夠被引線鍵合機訪問(通過電腦網路等)。
根據本發明的內容,可以使迴路最佳化的時間顯著降低。此外,本發明也提供堅固的迴路形狀設計,同時考慮鄰近的引線迴路形狀。此外,封裝設計者可以避免在複雜的高引腳數應用中成環的可行性的不確定性。
雖然本說明書中係顯示並針對本發明特定的實施例進行說明,但本發明的範疇不應受到本說明書的詳細內容所限制。相較之下,在不脫離本發明的申請專利範圍所保護的範疇以及等同的範疇的條件下,可以對本發明做出各種改良。
100:引線迴路
100a:容許帶
100a1:區段
100a2:區段
100a3:區段
100a4:區段
102:半導體晶粒
102a:晶粒墊片
104a:引線
200a:容許帶
200a1:區段
200a2:區段
200a3:區段
200a4:區段
400:引線迴路
400a:容許帶
402:半導體晶粒
402a:晶粒墊片
402b:晶粒墊片
404a:引線
404b:引線
410:引線迴路
410a:容許帶
600:引線迴路
600a:容許帶
602:半導體晶粒
604a:引線
604b:引線
604c:引線
610:引線迴路
610a:容許帶
620:引線迴路
620':引線迴路
620a:容許帶
620a':容許帶
900:步驟
902:步驟
904:步驟
906:步驟
908:步驟
本領域中具有通常知識者在參照附圖閱讀下方的詳細說明後,可以對本發明有更良好的了解。在此要強調的是,根據慣例,圖式中的各個特徵並未依照比例繪製。相對的,為了圖式的清晰性,各個特徵的尺寸係隨意地放大或縮小。其中,該些附圖包括:
圖1A是用於說明本發明的特定示例性實施例的引線迴路的側視圖;
圖1B是圖1A的引線迴路的俯視圖;
圖1C是圖1A的引線迴路的透視圖;
圖2A是根據本發明的示例性實施例的包括容許帶的引線迴路的側視圖;
圖2B是圖2A的引線迴路的俯視圖;
圖2C是圖2A的引線迴路的透視圖;
圖3A是根據本發明的示例性實施例的具有不同容許帶的圖2A的引線迴路的側視圖;
圖3B是圖3A的引線迴路的俯視圖;
圖3C是圖3A的引線迴路的透視圖;
圖4A是用於說明本發明的特定示例性實施例的兩個引線迴路的側視圖;
圖4B是圖4A的引線迴路的俯視圖;
圖4C是圖4A的引線迴路的透視圖;
圖5A是根據本發明的示例性實施例的具有容許帶的圖4A的兩個引線迴路的側視圖;
圖5B是圖5A的俯視圖;
圖5C是圖5A的透視圖;
圖6A是用於說明本發明的特定示例性實施例的三個引線迴路的側視圖,所述三個引線迴路中的兩個引線迴路之間存在干擾;
圖6B是根據本發明的示例性實施例的圖6A的三個引線迴路的側視圖,所述三個引線迴路中的一個的迴路輪廓已被調整;
圖7A是根據本發明的示例性實施例的包括容許帶的圖6A的三個引線迴路的側視圖;
圖7B是圖7A的俯視圖;
圖7C是圖7A的透視圖;
圖8A是根據本發明的示例性實施例的圖7A的三個引線迴路的側視圖,所述三個引線迴路中的一個的迴路輪廓已被調整;
圖8B是圖8A的俯視圖;
圖8C是圖8A的透視圖;以及
圖9是根據本發明的示例性實施例的產生與半導體封裝相關的引線迴路輪廓的方法的流程圖。
900:步驟
902:步驟
904:步驟
906:步驟
908:步驟
Claims (27)
- 一種產生與半導體封裝相關的引線迴路輪廓的方法,該方法包括以下步驟: (a)提供與該半導體封裝相關的一封裝資料; (b)產生用於該半導體封裝的複數個引線迴路的迴路輪廓,該等迴路輪廓中的每一個包括沿著相應的該引線迴路的一長度的至少一部分的各自的一容許帶;以及 (c)在該步驟(b)之後,自動確定使用該等迴路輪廓形成該半導體封裝的該複數個引線迴路的順序。
- 如請求項1所述之方法,其中,該步驟(b)包括產生包括各自的該容許帶的該複數個引線迴路中的每一個的一三維迴路輪廓。
- 如請求項1所述之方法,進一步包括檢查在該步驟(b)中產生的該複數個引線迴路的該等迴路輪廓是否符合一預定標準。
- 如請求項3所述之方法,其中,該預定標準包括該等迴路輪廓之間的可接受的一間隙水平。
- 如請求項3所述之方法,其中,如果該等迴路輪廓不符合該預定標準,則調整該等迴路輪廓中的至少一個。
- 如請求項1所述之方法,其中,使用一引線鍵合機上的電腦執行該步驟(b)。
- 如請求項1所述之方法,其中,使用與一引線鍵合機分開的一電腦執行該步驟(b)。
- 如請求項1所述之方法,其中,該引線迴路連接該半導體封裝上的至少兩個接觸點。
- 如請求項1所述之方法,其中,該引線迴路連接至該半導體封裝上的一單一接觸點,和不在該半導體封裝上的另一接觸點。
- 如請求項1所述之方法,其中,各自的該迴路輪廓的該容許帶是相應的該引線迴路在沿著該引線迴路的該長度的複數個位置處的一可接受位置的指示。
- 如請求項1所述之方法,其中,該等迴路輪廓中的每一個用於在一引線鍵合機上推導迴路成形參數。
- 如請求項11所述之方法,其中,所推導出的該等迴路成形參數包括以下參數中的至少一個:(i)用於形成該引線迴路的工具軌跡;(ii)通過該引線鍵合機的換能器施加的鍵合能量參數;(iii)通過該引線鍵合機施加的鍵合力參數;(iv)與鍵合能量和鍵合力中的至少一個相關的時間參數;(v)在形成該引線迴路的引線鍵合循環的至少一部分期間的鍵合工具速度;以及(vi)在形成該引線迴路的引線鍵合循環的至少一部分期間的引線夾具位置。
- 如請求項1所述之方法,其中,該複數個引線迴路中的每一個的該容許帶是相應的該迴路輪廓的形狀的函數。
- 如請求項1所述之方法,其中,該等迴路輪廓中的每一個的該容許帶在沿著該引線迴路的該長度的各個點處具有一圓形形狀。
- 如請求項14所述之方法,其中,該容許帶的該圓形形狀具有均勻的直徑。
- 如請求項14所述之方法,其中,該容許帶的該圓形形狀具有在沿著該引線迴路的該長度的不同位置處變化的直徑。
- 如請求項1所述之方法,其中,該容許帶在沿著該引線迴路的該長度的各點處具有一非圓形形狀。
- 如請求項1所述之方法,其中,該步驟(a)中提供的該封裝資料包括以下資料中的至少一個:(a1)與該半導體封裝相關的CAD資料,以及(a2)使用該引線鍵合機的一線上教學參考系統推導出的封裝資料。
- 如請求項1所述之方法,其中,該步驟(a)中提供的該封裝資料包括半導體晶粒高度、半導體晶粒的晶粒墊片的位置、引線框的引線位置、第一鍵合位置和第二鍵合位置之間的相對距離、引線直徑、以及引線類型中的至少一個。
- 如請求項1所述之方法,其中,在一球鍵合機上使用一球鍵合工藝形成該引線迴路。
- 如請求項1所述之方法,其中,在一楔形鍵合機上使用一楔形鍵合工藝形成該引線迴路。
- 如請求項1所述之方法,其中,在一條帶鍵合機上使用一條帶鍵合工藝形成該引線迴路。
- 如請求項1所述之方法,其中,在一引線鍵合機的一電腦上執行該該步驟(c)。
- 一種產生與半導體封裝相關的引線迴路輪廓的方法,該方法包括以下步驟: (a)提供與該半導體封裝相關的一封裝資料; (b)產生用於該半導體封裝的複數個引線迴路的迴路輪廓,該等迴路輪廓中的每一個包括沿著相應的該引線迴路的一長度的至少一部分的各自的一容許帶; (c1)檢查在該步驟(b)中產生的該複數個引線迴路的該等迴路輪廓是否符合一預定標準; (c2)如果不符合該預定標準,則調整該等迴路輪廓中的至少一個; (c3)如果不符合該預定標準,則重複該步驟(c1)和(c2)一預定數目的循環;以及 (c4)如果在該預定數目的循環之後不符合該預定標準,則宣告該半導體封裝不適用於引線鍵合。
- 一種產生與半導體封裝相關的引線迴路輪廓和相關的容許帶的方法,該方法包括以下步驟: (a)提供與該半導體封裝相關的一封裝資料; (b)產生用於該半導體封裝的複數個引線迴路的迴路輪廓,該等迴路輪廓中的每一個包括沿著相應的該引線迴路的一長度的至少一部分的各自的一容許帶;以及 (c)對於該半導體封裝的至少一障礙物產生至少一容許帶,該至少一障礙物選自由(i)該半導體封裝的一晶粒的一部分和(ii)該半導體封裝的另一部件所組成的群組。
- 如請求項25所述之方法,其中,該至少一障礙物係該半導體封裝的該晶粒的該部分,以及其中,該晶粒的該部分係一晶粒邊緣。
- 如請求項25所述之方法,其中,該至少一障礙物係該半導體封裝的該另一部件,以及其中,該另一部件係該半導體封裝的一表面安裝部件。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201662357006P | 2016-06-30 | 2016-06-30 | |
US62/357,006 | 2016-06-30 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW202147470A true TW202147470A (zh) | 2021-12-16 |
TWI759246B TWI759246B (zh) | 2022-03-21 |
Family
ID=60807935
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW106120567A TWI738800B (zh) | 2016-06-30 | 2017-06-20 | 為引線迴路產生引線迴路輪廓的方法以及檢查相鄰的引線迴路之間具有足夠間隙的方法 |
TW111114516A TWI789287B (zh) | 2016-06-30 | 2017-06-20 | 為引線迴路產生引線迴路輪廓的方法以及檢查相鄰的引線迴路之間具有足夠間隙的方法 |
TW110133033A TWI759246B (zh) | 2016-06-30 | 2017-06-20 | 為引線迴路產生引線迴路輪廓的方法以及檢查相鄰的引線迴路之間具有足夠間隙的方法 |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW106120567A TWI738800B (zh) | 2016-06-30 | 2017-06-20 | 為引線迴路產生引線迴路輪廓的方法以及檢查相鄰的引線迴路之間具有足夠間隙的方法 |
TW111114516A TWI789287B (zh) | 2016-06-30 | 2017-06-20 | 為引線迴路產生引線迴路輪廓的方法以及檢查相鄰的引線迴路之間具有足夠間隙的方法 |
Country Status (5)
Country | Link |
---|---|
US (3) | US10325878B2 (zh) |
JP (2) | JP2018006741A (zh) |
KR (2) | KR102399496B1 (zh) |
CN (2) | CN107564838A (zh) |
TW (3) | TWI738800B (zh) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2023196063A1 (en) * | 2022-04-06 | 2023-10-12 | Kulicke And Soffa Industries, Inc. | Methods of determining suitability of a wire bonding tool for a wire bonding application, and related methods |
WO2023200540A1 (en) * | 2022-04-12 | 2023-10-19 | Kulicke And Soffa Industries, Inc. | Methods of determining an effect of electronic component placement accuracy on wire loops in a semiconductor package, and related methods |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2707989B2 (ja) * | 1994-12-20 | 1998-02-04 | 日本電気株式会社 | Lsi設計支援システム |
JP3637653B2 (ja) * | 1995-10-23 | 2005-04-13 | ソニー株式会社 | ボンディングワイヤーの配線順序決定装置および配線順序決定方法 |
JP3572780B2 (ja) * | 1996-02-23 | 2004-10-06 | ソニー株式会社 | ボンディングワイヤのボンド座標決定装置 |
JP2000200804A (ja) | 1998-10-30 | 2000-07-18 | Shinko Electric Ind Co Ltd | 半導体装置及びその製造方法 |
US6700206B2 (en) * | 2002-08-02 | 2004-03-02 | Micron Technology, Inc. | Stacked semiconductor package and method producing same |
JP4409363B2 (ja) * | 2004-05-31 | 2010-02-03 | 財団法人福岡県産業・科学技術振興財団 | 半導体装置の設計システム及びコスト評価方法 |
JP4447960B2 (ja) * | 2004-05-31 | 2010-04-07 | 財団法人福岡県産業・科学技術振興財団 | 三次元実装回路の設計システム及び設計方法 |
CN101174602B (zh) * | 2006-10-06 | 2011-10-05 | 万国半导体股份有限公司 | 高电流半导体功率器件小外形集成电路封装 |
US20090008796A1 (en) * | 2006-12-29 | 2009-01-08 | United Test And Assembly Center Ltd. | Copper on organic solderability preservative (osp) interconnect |
US20080242076A1 (en) * | 2007-03-29 | 2008-10-02 | Hem Takiar | Method of making semiconductor die stack having heightened contact for wire bond |
JP2008270439A (ja) * | 2007-04-18 | 2008-11-06 | Toshiba Corp | 半導体装置の電極配置方法 |
WO2008140541A1 (en) | 2007-05-16 | 2008-11-20 | Kulicke And Soffa Industries, Inc. | Wire bonding methods and bonding force calibration |
US20090042339A1 (en) * | 2007-08-10 | 2009-02-12 | Texas Instruments Incorporated | Packaged integrated circuits and methods to form a packaged integrated circuit |
WO2010135220A2 (en) * | 2009-05-19 | 2010-11-25 | Kulicke And Soffa Industries, Inc. | Systems and methods for optimizing looping parameters and looping trajectories in the formation of wire loops |
JP5448727B2 (ja) * | 2009-11-05 | 2014-03-19 | ルネサスエレクトロニクス株式会社 | 半導体装置及びその製造方法 |
CN102130025B (zh) * | 2009-11-16 | 2015-03-11 | 三星电子株式会社 | 晶片及其处理方法和制造半导体装置的方法 |
US20120074206A1 (en) | 2010-09-27 | 2012-03-29 | Kulicke And Soffa Industries, Inc. | Methods of forming wire bonds for wire loops and conductive bumps |
US20140000879A1 (en) * | 2012-06-27 | 2014-01-02 | Shell Oil Company | Petroleum recovery process and system |
KR101963314B1 (ko) * | 2012-07-09 | 2019-03-28 | 삼성전자 주식회사 | 반도체 패키지 및 이의 제조 방법 |
US9576884B2 (en) * | 2013-03-09 | 2017-02-21 | Adventive Ipbank | Low profile leaded semiconductor package |
US9087815B2 (en) * | 2013-11-12 | 2015-07-21 | Invensas Corporation | Off substrate kinking of bond wire |
US10861796B2 (en) * | 2016-05-10 | 2020-12-08 | Texas Instruments Incorporated | Floating die package |
-
2017
- 2017-06-15 US US15/623,978 patent/US10325878B2/en active Active
- 2017-06-20 TW TW106120567A patent/TWI738800B/zh active
- 2017-06-20 TW TW111114516A patent/TWI789287B/zh active
- 2017-06-20 TW TW110133033A patent/TWI759246B/zh active
- 2017-06-21 JP JP2017120928A patent/JP2018006741A/ja active Pending
- 2017-06-29 KR KR1020170082718A patent/KR102399496B1/ko active IP Right Grant
- 2017-06-30 CN CN201710526806.8A patent/CN107564838A/zh active Pending
- 2017-06-30 CN CN202211520834.6A patent/CN115831763A/zh active Pending
-
2019
- 2019-05-02 US US16/401,511 patent/US10672735B2/en active Active
-
2020
- 2020-04-22 US US16/856,009 patent/US11289448B2/en active Active
-
2022
- 2022-05-13 KR KR1020220058930A patent/KR102434915B1/ko active IP Right Grant
- 2022-09-20 JP JP2022148675A patent/JP2022188091A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
TW202230545A (zh) | 2022-08-01 |
KR102434915B1 (ko) | 2022-08-24 |
US10325878B2 (en) | 2019-06-18 |
TWI738800B (zh) | 2021-09-11 |
JP2018006741A (ja) | 2018-01-11 |
CN115831763A (zh) | 2023-03-21 |
JP2022188091A (ja) | 2022-12-20 |
KR20180003466A (ko) | 2018-01-09 |
TWI789287B (zh) | 2023-01-01 |
CN107564838A (zh) | 2018-01-09 |
US20180005980A1 (en) | 2018-01-04 |
KR20220070389A (ko) | 2022-05-31 |
US11289448B2 (en) | 2022-03-29 |
US20190259730A1 (en) | 2019-08-22 |
US20200251444A1 (en) | 2020-08-06 |
KR102399496B1 (ko) | 2022-05-19 |
TW201802968A (zh) | 2018-01-16 |
TWI759246B (zh) | 2022-03-21 |
US10672735B2 (en) | 2020-06-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR102434915B1 (ko) | 와이어 루프에 대한 와이어 루프 프로파일을 생성하는 방법 및 인접한 와이어 루프 사이의 적절한 클리어런스를 검사하는 방법 | |
JP5830204B2 (ja) | 低プロファイルのワイヤループを形成する方法およびその装置 | |
JP6029269B2 (ja) | ワイヤループおよび導電性バンプのためのワイヤボンドを形成する方法 | |
US11495570B2 (en) | Systems and methods for optimizing looping parameters and looping trajectories in the formation of wire loops | |
KR102088634B1 (ko) | 3차원 와이어 루프들의 형성 방법 및 상기 방법을 사용하여 형성된 와이어 루프들 | |
US8063305B2 (en) | Method of forming bends in a wire loop | |
Qin et al. | Wire bonding looping solutions for advanced high pin count devices | |
WO2008057776A1 (en) | Method of controlling the trajectory of a bonding tool during the formation of a wire loop | |
US20230260960A1 (en) | Methods of determining a sequence for creating a plurality of wire loops in connection with a workpiece | |
US20230325552A1 (en) | Methods of determining suitability of a wire bonding tool for a wire bonding application, and related methods |