TW201946201A - Die bonding apparatus and manufacturing method of semiconductor device for attaching a die onto a non-marked temporary substrate with excellent positioning accuracy - Google Patents

Die bonding apparatus and manufacturing method of semiconductor device for attaching a die onto a non-marked temporary substrate with excellent positioning accuracy Download PDF

Info

Publication number
TW201946201A
TW201946201A TW108105395A TW108105395A TW201946201A TW 201946201 A TW201946201 A TW 201946201A TW 108105395 A TW108105395 A TW 108105395A TW 108105395 A TW108105395 A TW 108105395A TW 201946201 A TW201946201 A TW 201946201A
Authority
TW
Taiwan
Prior art keywords
die
substrate
bonding
platform
crystal
Prior art date
Application number
TW108105395A
Other languages
Chinese (zh)
Other versions
TWI741256B (en
Inventor
酒井一信
樋口和範
諸町太陽
Original Assignee
日商捷進科技有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日商捷進科技有限公司 filed Critical 日商捷進科技有限公司
Publication of TW201946201A publication Critical patent/TW201946201A/en
Application granted granted Critical
Publication of TWI741256B publication Critical patent/TWI741256B/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67121Apparatus for making assemblies not otherwise provided for, e.g. package constructions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67092Apparatus for mechanical treatment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/52Mounting semiconductor bodies in containers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67242Apparatus for monitoring, sorting or marking
    • H01L21/67259Position monitoring, e.g. misposition detection or presence detection
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67242Apparatus for monitoring, sorting or marking
    • H01L21/67282Marking devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67242Apparatus for monitoring, sorting or marking
    • H01L21/67294Apparatus for monitoring, sorting or marking using identification means, e.g. labels on substrates or labels on containers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/677Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
    • H01L21/67703Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations between different workstations
    • H01L21/67712Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations between different workstations the substrate being handled substantially vertically
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/68Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for positioning, orientation or alignment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/687Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
    • H01L21/68714Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
    • H01L21/68721Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support characterised by edge clamping, e.g. clamping ring
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/544Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Die Bonding (AREA)
  • Wire Bonding (AREA)
  • Dicing (AREA)

Abstract

An object of the present invention is to provide a die bonding apparatus for attaching a semiconductor chip (die) onto a non-marked temporary substrate with excellent positioning accuracy. To achieve the object, the die bonding apparatus includes: a bonding head for mounting a picked die on an upper surface of a transparent substrate; a transparent bonding stage fixed to the substrate; a plate separated from the bonding stage and disposed below the bonding stage, and provided with a reference mark for recognizing the position of the die when the die is placed on the substrate; and a camera for photographing the die or the reference mark through the bonding stage.

Description

黏晶裝置及半導體裝置的製造方法Sticky crystal device and manufacturing method of semiconductor device

本案是有關黏晶裝置,例如可適用於扇出型面板級封裝用的晶粒放置(die place)。This case is related to a die attach device, which can be applied to, for example, a die place for a fan-out panel-level package.

在電子零件安裝的領域是有:以密封樹脂來一併密封假定基板及在被層疊於假定基板上的黏著層上所配置的複數的半導體晶片,藉此形成具備複數的半導體晶片及覆蓋複數的半導體晶片的密封樹脂之密封體之後,從密封體剝離包含黏著層的假定基板,其次在密封體之貼附有黏著層的面上形成再配線層之工程。此情況,再配線層與半導體晶片的接合精度是仰賴假定基板上的晶片的定位精度。於是,須提高往假定基板上的半導體晶片的安裝時的定位精度。
[先前技術文獻]
[專利文獻]
In the field of electronic component mounting, a sealing resin is used to collectively seal a dummy substrate and a plurality of semiconductor wafers arranged on an adhesive layer laminated on the dummy substrate, thereby forming a plurality of semiconductor wafers and covering a plurality of semiconductor wafers. After sealing the sealing resin of the semiconductor wafer with the sealing body, the hypothetical substrate including the adhesive layer is peeled from the sealing body, and then a process of forming a rewiring layer on the surface of the sealing body to which the adhesive layer is attached is performed. In this case, the accuracy of joining the redistribution layer to the semiconductor wafer depends on the positioning accuracy of the wafer on the assumed substrate. Therefore, it is necessary to improve the positioning accuracy when mounting the semiconductor wafer on the virtual substrate.
[Prior technical literature]
[Patent Literature]

[專利文獻1]日本特開2014-45013號公報
[專利文獻2]日本特開2017-139365號公報
[Patent Document 1] Japanese Patent Laid-Open No. 2014-45013
[Patent Document 2] Japanese Patent Laid-Open No. 2017-139365

(發明所欲解決的課題)(Problems to be solved by the invention)

藉由在假定基板施以標記,可提高假定固定時的半導體晶片對於假定基板的定位精度。然而,在假定基板上的怎樣的位置施以標記是按照半導體晶片的構造或最終的半導體晶片與密封體的配置關係來決定。亦即,需要準備具有對應於最終製品的構造或零件配置的預定的標記之假定基板。因此,必須按照每個製品來作成多數片具有預定的標記之假定基板,因此有成本上升的問題。By marking the hypothetical substrate, the positioning accuracy of the semiconductor wafer with respect to the hypothetical substrate when the hypothesis is fixed can be improved. However, the position on the hypothetical substrate is determined according to the structure of the semiconductor wafer or the arrangement relationship between the final semiconductor wafer and the sealing body. That is, it is necessary to prepare a hypothetical substrate having predetermined marks corresponding to the configuration or part configuration of the final product. Therefore, it is necessary to prepare a plurality of hypothetical substrates having predetermined marks for each product, and there is a problem that the cost increases.

本案的課題是在於提供一種在未施以標記的假定基板,定位精度佳將半導體晶片(晶粒)安裝於假定基板的黏晶裝置。

(用以解決課題的手段)
The object of this case is to provide a die-bonding device that mounts a semiconductor wafer (die) on a hypothetical substrate on a hypothetical substrate without a mark and has a high positioning accuracy.

(Means for solving problems)

本案之中代表性的概要簡單說明如下記般。
亦即,黏晶裝置係具備:
接合頭,其係將拾取的晶粒載置於透明的基板的上面;
透明的接合平台,其係固定前述基板;
板,其係離開前述接合平台而位於前述接合平台的下方,具有用以識別將前述晶粒載置於前述基板時的前述晶粒的位置之基準標記;及
攝影機,其係透過前述接合平台來攝取前述晶粒或前述基準標記。

[發明的效果]
The representative outline in this case is briefly explained as follows.
That is, the sticky crystal device has:
A bonding head, which is configured to place the picked die on a transparent substrate;
A transparent bonding platform for fixing the aforementioned substrate;
A plate located away from the bonding platform and located below the bonding platform, having a reference mark for identifying the position of the crystal die when the crystal die is placed on the substrate; and a camera passing through the bonding platform Take in the aforementioned crystal grains or the aforementioned fiducial marks.

[Effect of the invention]

若根據上述黏晶裝置,則可提升晶粒放置的精度。According to the above-mentioned crystal sticking device, the accuracy of crystal grain placement can be improved.

以下,利用圖面來說明有關比較例、實施例及變形例。但,在以下的說明中,有對同一構成要素附上同一符號省略重複說明的情形。另外,圖面為了使說明更為明確,相較於實際的形態,有模式性地表示各部的寬度、厚度、形狀等的情況,但究竟為一例,並非限定本發明的解釋者。Hereinafter, a comparative example, an Example, and a modification are demonstrated using drawing. However, in the following description, the same components are denoted by the same reference numerals, and redundant descriptions may be omitted. In addition, in order to make the description clearer, the width, thickness, and shape of each part may be schematically shown in comparison with the actual form. However, this is an example and does not limit the interpreter of the present invention.

扇出型晶圓級封裝(Fan Out Wafer Level Package:FOWLP)是在超過晶片面積的廣的區域形成再配線層的封裝。扇出型面板級封裝(Fan Out Panel Level Package:FOPLP)是進一步突破FOWLP的一併製造的想法者。FOWLP是在直徑為300mm的晶圓載置多數的矽晶粒來一併實施封裝的製造,藉此降低每1個封裝的製造成本。將此一併製造的想法適用在比晶圓更大的面板(面板狀的基板)的是FOPLP。面板是使用印刷基板或玻璃基板(例如液晶面板製造用基板等)。A fan-out wafer level package (FOWLP) is a package in which a redistribution layer is formed over a wide area exceeding a wafer area. Fan Out Panel Level Package (FOPLP) is an idea that further breaks through the manufacturing of FOWLP together. In FOWLP, a large number of silicon dies are placed on a wafer with a diameter of 300 mm to carry out package manufacturing together, thereby reducing the manufacturing cost per package. It is FOPLP that applies the idea of collective manufacturing to a larger panel (panel-shaped substrate) than a wafer. The panel is a printed circuit board or a glass substrate (for example, a substrate for manufacturing a liquid crystal panel).

在FOPLP的製造製程是有多數的種類,其一是有在假定基板的玻璃面板上經由塗佈於玻璃面板上的黏著性的主劑來黏合從晶圓拾取的晶粒,暫時固定之後以密封樹脂來一併密封,從玻璃面板剝離該密封體而進行再配線或焊墊(PAD)的形成之方法。該方法為了維持良品率、品質,而須在玻璃面板上精度佳安裝晶粒,依照晶粒的小型化、高密度配線化,被要求3μm等的高精度。There are many types of manufacturing processes in FOPLP. One of them is to preliminarily bond the crystal grains picked up from the wafer to the glass panel of the substrate via an adhesive main agent coated on the glass panel. The resin is sealed together, and the sealing body is peeled from the glass panel to perform rewiring or formation of a pad (PAD). In order to maintain good yield and quality, this method requires that crystal grains be mounted on a glass panel with high accuracy. In accordance with the miniaturization of the crystal grains and high-density wiring, high precision such as 3 μm is required.

雖可思考朝製造裝置的高精度化,在玻璃面板上配置修正標記等進行對準的方法,但在玻璃面板加工而形成目標標記(target mark)時,玻璃面板(作為模型)的再使用困難,在玻璃面板上以3μm以內的精度來形成對準標記,花費成本,玻璃面板的成本的上昇,封裝價格也連帶著上昇。為此,需要在無標記的無圖案的玻璃面板上高精度地安裝晶粒,製造裝置也變高價。為了FOPLP的成本低減,需要實現可高精度且低價格的安裝之製造裝置。Although it is possible to think of a method for improving the accuracy of a manufacturing apparatus and aligning a glass panel with a correction mark, it is difficult to reuse a glass panel (as a model) when the glass panel is processed to form a target mark. To form an alignment mark on a glass panel with an accuracy of less than 3 μm, it takes cost, the cost of the glass panel increases, and the packaging price also rises. For this reason, it is necessary to mount crystal grains on a non-marked, unpatterned glass panel with high accuracy, and the manufacturing equipment becomes expensive. In order to reduce the cost of FOPLP, a manufacturing apparatus capable of mounting with high accuracy and low cost is required.

於是,檢討了在保持固定玻璃面板的平台設置成為目標的標記的技術(比較例)。有關於此利用圖10來說明。圖10是表示比較例的接合平台及玻璃面板的剖面圖。Then, the technique of setting a target mark on the stage holding a fixed glass panel was examined (comparative example). This will be described using FIG. 10. 10 is a cross-sectional view showing a bonding stage and a glass panel of a comparative example.

在接合平台BSR的玻璃面板GP側刻印而設置目標標記TMR。通過玻璃面板GP來以基板識別攝影機44識別目標標記TMR,修正晶粒D的載置位置。藉此,可提供一種在無圖案的玻璃面板GP也可安定精度佳安裝晶粒的製造裝置,提升FOPLP的品質、良品率的同時可降低製造原價。接合平台BSR的目標標記TMR是藉由事前按每個裝置進行精度修正,可實現安定的安裝精度。並且,藉由將此目標標記TMR隨時進行識別、修正動作,可修正裝置的歷時變化、溫度變化等所造成的精度偏差,可助於精度維持。A target mark TMR is engraved on the glass panel GP side of the bonding stage BSR. The glass panel GP recognizes the target mark TMR with the substrate recognition camera 44 and corrects the placement position of the die D. Thereby, a manufacturing device capable of mounting crystal grains on a non-patterned glass panel GP with high stability can be provided, which can improve the quality and yield of FOPLP while reducing the original manufacturing cost. The target mark TMR of the joint platform BSR is adjusted for each device in advance to achieve stable installation accuracy. In addition, by performing identification and correction operations on the target mark TMR at any time, it is possible to correct the accuracy deviation caused by the chronological change and temperature change of the device, which can help maintain accuracy.

但,在接合平台上標示目標標記的比較例的方法,每製品改變須更換接合平台。However, in the method of the comparative example in which the target mark is marked on the joining platform, the joining platform must be replaced every time the product is changed.

於是,在實施形態中,以玻璃等的透明素材來形成固定假定基板的玻璃面板之接合平台,在接合平台之下設置具有目標標記(基準標記)的目標屏蔽板(target mask plate)(板)。Therefore, in the embodiment, a bonding platform of a glass panel to which a hypothetical substrate is fixed is formed of transparent materials such as glass, and a target mask plate (plate) having a target mark (reference mark) is provided under the bonding platform. .

以下,說明有關適用於FOPLP的例子,作為實施例,但亦可適用於FOWLP。

[實施例]
Hereinafter, an example applicable to FOPLP will be described as an embodiment, but it can also be applied to FOWLP.

[Example]

圖1是表示實施例的覆晶黏著機(flip chip bonder)的概略的上面圖。圖2是說明在圖1中由箭號A方向來看時,拾取翻轉頭、傳送頭(transfer head)及接合頭的動作的圖。FIG. 1 is a top view schematically illustrating a flip chip bonder according to the embodiment. FIG. 2 is a diagram illustrating the operation of picking up a reversing head, a transfer head, and a bonding head when viewed from the direction of arrow A in FIG. 1.

覆晶黏著機10大致區分具有晶粒供給部1、拾取部2、傳送部8、中間平台部3、接合部4、搬送部5、基板供給部6K、基板搬出部6H、及監視控制各部的動作的控制裝置7。The flip-chip bonding machine 10 is roughly divided into a die supply section 1, a pick-up section 2, a transfer section 8, an intermediate stage section 3, a joint section 4, a transfer section 5, a substrate supply section 6K, a substrate carry-out section 6H, and monitoring and control sections Operation control device 7.

首先,晶粒供給部1是供給安裝於玻璃基板等的基板P的晶粒D。晶粒供給部1是具有:保持被分割的晶圓11的晶圓保持台12、從晶圓11頂起晶粒D之以點線所示的頂起單元13、及晶圓環供給部18。晶粒供給部1是藉由未圖示的驅動手段來移動於XY方向,使拾取的晶粒D移動至頂起單元13的位置。晶圓環供給部18是具有收納晶圓環的晶圓盒,依序將晶圓環供給至晶粒供給部1,更換成新的晶圓環。晶粒供給部1是以能從晶圓環拾取所望的晶粒之方式,將晶圓環移動至拾取點。晶圓環是固定晶圓,可安裝於晶粒供給部1的治具。First, the crystal grain supply unit 1 is a crystal grain D that supplies a substrate P mounted on a glass substrate or the like. The die supply unit 1 includes a wafer holding table 12 that holds the divided wafer 11, an ejection unit 13 indicated by a dotted line from the wafer 11, and a wafer ring supply unit 18. . The die supply unit 1 is moved in the XY direction by a driving means (not shown), and the picked-up die D is moved to the position of the jack unit 13. The wafer ring supply unit 18 is a wafer cassette having a wafer ring therein, and sequentially supplies the wafer ring to the die supply unit 1 and replaces the wafer ring with a new wafer ring. The die supply unit 1 moves the wafer ring to a pick-up point so that a desired die can be picked up from the wafer ring. The wafer ring is a fixed wafer and can be mounted on a jig of the die supply unit 1.

拾取部2是具有:拾取晶粒D而反轉的拾取翻轉頭21、及使夾頭(collet)22昇降、旋轉、反轉、X方向移動之未圖示的各驅動部。藉由如此的構成,拾取翻轉頭21是拾取晶粒,使拾取翻轉頭21旋轉180度,使晶粒D的凸塊反轉而朝向下面,形成將晶粒D交給傳送頭81的姿勢。The pick-up unit 2 includes a pick-up reversing head 21 that picks up and reverses a crystal grain D, and driving units (not shown) that raise, lower, rotate, reverse, and move the collet 22 in the X direction. With such a configuration, the pick-up reversing head 21 picks up the crystal grains, rotates the pick-up reversing head 21 by 180 degrees, reverses the bumps of the crystal grain D and faces downward, and forms the posture of handing the crystal grain D to the transfer head 81.

傳送部8是從拾取翻轉頭21接受反轉的晶粒D,載置於中間平台31。傳送部8是具有:具備與拾取翻轉頭21同樣地將晶粒D吸附保持於前端的夾頭82的傳送頭81、及使傳送頭81移動於Y方向的Y驅動部83。The transfer unit 8 receives the reversed die D from the pick-up reversing head 21 and is placed on the intermediate stage 31. The transfer unit 8 includes a transfer head 81 including a chuck 82 that holds and holds the crystal grain D on the front end similarly to the pick-up inversion head 21, and a Y drive unit 83 that moves the transfer head 81 in the Y direction.

中間平台部3是具有暫時性地載置晶粒D的中間平台31及平台識別攝影機34。中間平台31是可藉由未圖示的驅動部來移動於Y方向。The intermediate stage unit 3 includes an intermediate stage 31 and a stage recognition camera 34 on which the die D is temporarily placed. The intermediate platform 31 can be moved in the Y direction by a driving unit (not shown).

接合部4是從中間平台31拾取晶粒D,接合於被搬送來的基板P上。接合部4是具有:具備與拾取翻轉頭21同樣地將晶粒D吸附保持於前端的夾頭42的接合頭41、使接合頭41移動於Y方向的Y樑43、攝取目標標記(參照圖4)識別接合位置的基板識別攝影機44、及X樑45。藉由如此的構成,接合頭41是從中間平台31拾取晶粒D,根據基板識別攝影機44的攝像資料來將晶粒D接合於基板P。The bonding portion 4 picks up the die D from the intermediate stage 31 and is bonded to the substrate P that is transferred. The joint portion 4 includes a joint head 41 including a chuck 42 that adsorbs and holds the crystal grain D on the tip end in the same manner as the pickup flip head 21, a Y beam 43 that moves the joint head 41 in the Y direction, and an ingestion target mark (see FIG. 4) A substrate recognition camera 44 and an X-beam 45 that recognize the joining position. With this configuration, the bonding head 41 picks up the die D from the intermediate stage 31 and bonds the die D to the substrate P based on the imaging data of the substrate recognition camera 44.

搬送部5是具備基板P會移動於X方向的搬送軌道51,52。搬送軌道51,52是被設成平行。藉由如此的構成,從基板供給部6K搬出基板P,沿著搬送軌道51,52來移動至接合位置,接合後移動至基板搬出部6H,將基板P交給基板搬出部6H。在基板P接合晶粒D中,基板供給部6K是將新的基板P搬出,在搬送軌道51,52上待機。The transfer unit 5 includes transfer rails 51 and 52 in which the substrate P moves in the X direction. The transport rails 51 and 52 are provided in parallel. With such a configuration, the substrate P is carried out from the substrate supply section 6K, and moved to the bonding position along the transfer rails 51, 52, and then moved to the substrate carry-out section 6H after the bonding, and the substrate P is delivered to the substrate carry-out section 6H. In the substrate P bonding die D, the substrate supply unit 6K carries a new substrate P and waits on the transfer rails 51 and 52.

圖3是表示圖1的晶粒供給部的主要部的概略剖面圖。如圖3所示般,晶粒供給部1是具有:保持晶圓環14的擴張環15、將黏著有被保持於晶圓環14的複數的晶粒D之切割膠帶16定為於水平的支撐環17、及用以將晶粒D頂起至上方的頂起單元13。為了拾取預定的晶粒D,頂起單元13是藉由未圖示的驅動機構來移動於上下方向,晶粒供給部1是在水平方向移動。FIG. 3 is a schematic cross-sectional view showing a main part of the crystal grain supply unit in FIG. 1. As shown in FIG. 3, the die supply unit 1 includes an expansion ring 15 holding a wafer ring 14 and a dicing tape 16 having a plurality of die D adhered to the wafer ring 14. A support ring 17 and a jacking unit 13 for jacking the die D to the upper side. In order to pick up a predetermined die D, the jacking unit 13 is moved in the vertical direction by a driving mechanism (not shown), and the die supply unit 1 is moved in the horizontal direction.

利用圖1、4、5來說明有關接合部的詳細。圖4是表示接合部4的主要部的概略剖面圖。圖5是表示目標屏蔽板的平面圖。The details of the joint portion will be described with reference to FIGS. 1, 4, and 5. FIG. 4 is a schematic cross-sectional view showing a main portion of the joint portion 4. FIG. 5 is a plan view showing a target shield plate.

如圖1、4所示般,接合部4是具備:被支撐於架台53上的接合平台BS及目標屏蔽板MP、被設在搬送軌道51,52的附近的X樑45、被支撐於X樑45上的Y樑43、被支撐於Y樑43的接合頭41、及將接合頭41驅動於Y軸方向及Z軸方向的驅動部(未圖示)。As shown in FIGS. 1 and 4, the joint portion 4 includes a joint platform BS and a target shield plate MP supported on a stand 53, an X beam 45 provided near the transport rails 51 and 52, and an X support. The Y beam 43 on the beam 45, the joint head 41 supported by the Y beam 43, and a driving unit (not shown) that drives the joint head 41 in the Y-axis direction and the Z-axis direction.

接合頭41是具有藉由真空吸附來裝卸自如地保持晶粒D的夾頭42之裝置,在Y軸方向往復移動自如地安裝於Y樑43。The bonding head 41 is a device having a chuck 42 for detachably holding the crystal grain D by vacuum suction, and is mounted on the Y beam 43 so as to reciprocate in the Y-axis direction.

接合頭41是具備:保持從中間平台31拾取的晶粒D而搬送,在被吸附固定於接合平台BS的基板P上安裝晶粒D的機能。The bonding head 41 has a function of transporting the die D picked up from the intermediate stage 31 and mounting the die D on a substrate P that is suction-fixed to the bonding stage BS.

如圖1所示般,Y樑43是以跨越接合平台BS上的方式延伸於Y軸方向,兩端部是藉由X樑45來移動自如地被支撐於X軸方向。另外,當接合頭41移動至比X樑45更靠中間平台31側時,接合頭41會上昇,而使夾頭42能比X樑45更高。As shown in FIG. 1, the Y-beam 43 extends in the Y-axis direction so as to straddle the joint platform BS, and both ends are supported in the X-axis direction by the X-beam 45 to move freely. In addition, when the joint head 41 is moved closer to the intermediate platform 31 side than the X beam 45, the joint head 41 rises, so that the chuck 42 can be higher than the X beam 45.

如圖4所示般,接合平台BS是以玻璃等的透明的素材所形成,藉由支撐部BSa來可昇降地支撐。目標屏蔽板MP是藉由支撐部MPa來可昇降地支撐。目標屏蔽板MP是離開接合平台BS,在接合平台BS之下可更換地設置。如圖5所示般,在目標屏蔽板MP是印刷形成有表示基板搭載位置的目標標記TM。目標標記TM是亦可刻印形成於目標屏蔽板MP。目標標記TM是例如1~2mm四方的大小。基板P是平面視為矩形狀的玻璃面板,如圖4所示般,在其上面塗佈有黏著性的主劑G。並且,主劑G是亦可塗佈無黏著性者。As shown in FIG. 4, the bonding platform BS is formed of a transparent material such as glass, and is supported by a supporting portion BSa so as to be movable up and down. The target shield plate MP is supported by a support portion MPa so as to be movable up and down. The target shielding plate MP is separated from the bonding platform BS, and is provided under the bonding platform BS so as to be replaceable. As shown in FIG. 5, the target shield plate MP is printed with a target mark TM indicating a substrate mounting position. The target mark TM may be formed on the target shield plate MP by marking. The target mark TM is, for example, a square having a size of 1 to 2 mm. The substrate P is a glass panel having a rectangular shape in a plane. As shown in FIG. 4, an adhesive main agent G is coated on the substrate P as shown in FIG. 4. In addition, the base agent G can also be applied without adhesion.

由於基板P及接合平台BS為透明,因此基板識別攝影機44可識別被設在目標屏蔽板的目標標記TM。Since the substrate P and the bonding platform BS are transparent, the substrate recognition camera 44 can recognize the target mark TM provided on the target shield plate.

其次,利用圖6來說明有關在實施例的覆晶黏著機中被實施的接合方法(半導體裝置的製造方法)。圖6是表示在實施例的覆晶黏著機所被實施的接合方法的流程圖。Next, a bonding method (a method for manufacturing a semiconductor device) performed in the flip-chip bonding machine according to the embodiment will be described with reference to FIG. 6. FIG. 6 is a flowchart showing a bonding method performed by the flip-chip bonding machine of the embodiment.

步驟S1:控制裝置7是以拾取的晶粒D能位於頂起單元13的正上方之方式移動晶圓保持台12,將剝離對象晶粒定位於頂起單元13與夾頭22。以頂起單元13的上面會接觸於切割膠帶16的背面之方式移動頂起單元13。此時,控制裝置7是將切割膠帶16吸附於頂起單元13的上面。控制裝置7是一邊將夾頭22抽真空,一邊使下降,使著落於剝離對象的晶粒D上,吸附晶粒D。控制裝置7是使夾頭22上昇,從切割膠帶16剝離晶粒D。藉此,晶粒D是藉由拾取翻轉頭21來拾取。Step S1: The control device 7 moves the wafer holding table 12 so that the picked-up die D can be located directly above the jacking unit 13, and positions the peeling target die on the jacking unit 13 and the chuck 22. The jacking unit 13 is moved so that the upper surface of the jacking unit 13 will contact the back surface of the dicing tape 16. At this time, the control device 7 sucks the dicing tape 16 on the upper surface of the jacking unit 13. The control device 7 lowers the chuck 22 while evacuating the chuck 22 to cause the chuck 22 to land on the crystal grain D to be peeled, and adsorbs the crystal grain D. The control device 7 raises the chuck 22 and peels the die D from the dicing tape 16. Thereby, the crystal grain D is picked up by the pick-up flip head 21.

步驟S2:控制裝置7是使拾取翻轉頭21移動。Step S2: The control device 7 moves the pickup reversing head 21.

步驟S3:控制裝置7是使拾取翻轉頭21旋轉180度,使晶粒D的凸塊面(表面)反轉而朝向下面,形成將晶粒D交給傳送頭81的姿勢。Step S3: The control device 7 rotates the pick-up reversing head 21 by 180 degrees, reverses the bump surface (surface) of the crystal grain D and faces downward, and forms the posture of handing the crystal grain D to the transfer head 81.

步驟S4:控制裝置7是從拾取翻轉頭21的夾頭22藉由傳送頭81的夾頭82來拾取晶粒D,而進行晶粒D的交接。Step S4: The control device 7 picks up the die D from the chuck 22 of the pick-up reversing head 21 through the chuck 82 of the transfer head 81, and transfers the die D.

步驟S5:控制裝置7是將拾取翻轉頭21反轉,將夾頭22的吸附面向下。Step S5: The control device 7 reverses the pickup reversing head 21, and the suction side of the chuck 22 faces downward.

步驟S6:步驟S5之前或並行,控制裝置7將傳送頭81移動至中間平台31。Step S6: Before or in parallel with step S5, the control device 7 moves the transfer head 81 to the intermediate platform 31.

步驟S7:控制裝置7是將保持於傳送頭81的晶粒D載置於中間平台31。Step S7: The control device 7 places the die D held on the transfer head 81 on the intermediate stage 31.

步驟S8:控制裝置7是使傳送頭81移動至晶粒D的交接位置。Step S8: The control device 7 moves the transfer head 81 to the transfer position of the die D.

步驟S9:步驟S8之後或並行,控制裝置7使中間平台31移動至與接合頭41的交接位置。Step S9: After step S8 or in parallel, the control device 7 moves the intermediate platform 31 to a transfer position with the joint head 41.

步驟SA:控制裝置7是從中間平台31藉由接合頭41的夾頭來拾取晶粒D,而進行晶粒D的交接。Step SA: The control device 7 picks up the crystal grain D from the intermediate platform 31 through the chuck of the joint head 41, and transfers the crystal grain D.

步驟SB:控制裝置7是使中間平台31移動至與傳送頭81的交接位置。Step SB: The control device 7 moves the intermediate platform 31 to a transfer position with the transfer head 81.

步驟SC:控制裝置7是將接合頭41的夾頭42所保持的晶粒D移動至基板P上。Step SC: The control device 7 moves the die D held by the chuck 42 of the bonding head 41 onto the substrate P.

步驟SD:控制裝置7是將從中間平台31以接合頭41的夾頭42拾取的晶粒D載置於塗佈有黏著性的主劑G的基板P上。更具體而言,控制裝置7是藉由基板識別攝影機44,通過基板P及接合平台BS來識別目標屏蔽板MP的目標標記(位置識別標記)TM。控制裝置7是藉由基板識別攝影機44來識別晶粒D的邊緣。至即將放置之前識別晶粒D的邊緣。此時是最好同時・1視野的識別。控制裝置7是運算識別結果。識別目標標記TM算出放置位置,識別晶粒D算出晶粒位置。控制裝置7是根據運算結果來移動接合頭41,而修正晶粒D的位置。控制裝置7是將晶粒D載置(放置)於基板P上。Step SD: The control device 7 mounts the die D picked up from the intermediate stage 31 with the chuck 42 of the bonding head 41 on the substrate P coated with the adhesive main agent G. More specifically, the control device 7 uses the substrate recognition camera 44 to identify the target mark (position identification mark) TM of the target shield plate MP by the substrate P and the bonding platform BS. The control device 7 recognizes the edge of the die D by the substrate recognition camera 44. Just before the placement, the edge of the crystal grain D is identified. In this case, it is best to recognize the visual field simultaneously. The control device 7 is a calculation recognition result. The identification target mark TM calculates the placement position, and the identification crystal grain D calculates the crystal grain position. The control device 7 corrects the position of the crystal grain D by moving the bonding head 41 based on the calculation result. The control device 7 places (places) the die D on the substrate P.

步驟SE:控制裝置7是使接合頭41移動至與中間平台31的交接位置。Step SE: The control device 7 moves the joint head 41 to a transfer position with the intermediate platform 31.

並且,在步驟S8之後,控制裝置7是在基板搬出部6H從搬送軌道51,52取出接合有晶粒D的基板P。從覆晶黏著機10搬出基板P。然後,以密封樹脂來一併密封被配置於基板P的黏著層G上的複數的晶粒(半導體晶片),藉此形成具備複數的半導體晶片及覆蓋複數的半導體晶片的密封樹脂之密封體之後,從密封體剝離基板P,其次在密封體之貼附有基板P的面上形成再配線層而製造FOPLP。After step S8, the control device 7 takes out the substrate P to which the die D is bonded from the transfer rails 51 and 52 in the substrate carrying-out portion 6H. The substrate P is carried out from the flip-chip bonding machine 10. Then, a plurality of crystal grains (semiconductor wafers) arranged on the adhesive layer G of the substrate P are sealed together with a sealing resin, thereby forming a sealing body including the plurality of semiconductor wafers and the sealing resin covering the plurality of semiconductor wafers. The substrate P is peeled from the sealing body, and then a redistribution layer is formed on the surface of the sealing body to which the substrate P is attached, thereby manufacturing FOPLP.

在實施例中,以玻璃或透明的素材來形成固定載置半導體晶片的基板的玻璃面板之平台,在其下設置可更換且以刻印或印刷來形成用以識別載置於玻璃面板的半導體晶片的位置的基準標記的目標標記之目標屏蔽板,以此作為基準,在無圖案的玻璃面板上載置半導體晶片。目標屏蔽板是與接合平台非接觸配置。目標標記是從上方以基板識別攝影機來攝像識別時,設置於目標屏蔽板的上面側。目標標記的位置是以上方的基板識別攝影機來攝像,進行位置的查證、修正。In the embodiment, a glass panel platform on which a substrate on which a semiconductor wafer is placed is formed using glass or a transparent material, and a semiconductor wafer mounted on the glass panel is formed underneath which is replaceable and engraved or printed to identify the semiconductor wafer placed on the glass panel. Using the reference mark as the reference, the target shield plate of the reference mark is used as a reference, and the semiconductor wafer is placed on the unpatterned glass panel. The target shield is in a non-contact configuration with the bonding platform. The target mark is provided on the upper side of the target shielding plate when the image is recognized by the substrate recognition camera from above. The position of the target mark is captured by the upper substrate recognition camera, and the position is checked and corrected.

藉此,可高精度地在無標記的無圖案的玻璃面板載置半導體晶片。Thereby, a semiconductor wafer can be mounted on a non-marked, unpatterned glass panel with high accuracy.

在作為FOPLP的模型的玻璃面板可無目標標記的加工來進行高精度的半導體晶片的載置,玻璃面板的再利用容易,可成本降低。無對玻璃面板的加工所造成的偏差的影響,可經常進行基準屏蔽之半導體晶片的載置。The glass panel that is a model of FOPLP can be processed without a target mark to carry a high-precision semiconductor wafer. The reuse of the glass panel is easy, and the cost can be reduced. There is no influence on the deviation caused by the processing of the glass panel, and the semiconductor wafer of the reference shield can be placed frequently.

目標屏蔽面板是品種變更時的更換容易,可謀求作業時間的縮短,可謀求處理能力的提升。並且,離線的精度的查證也可頻繁地實施。而且,更換時的與接合平台的接觸也不會發生。The target shield panel is easy to replace when the type is changed, which can shorten the operation time and improve the processing capacity. In addition, verification of offline accuracy can be performed frequently. Furthermore, contact with the engagement platform during replacement does not occur.

目標屏蔽板是無與接合平台的接觸,不劣化,因此只要沒有因品種變更造成的更換,可恆久性地使用。The target shield plate has no contact with the bonding platform and does not deteriorate. Therefore, it can be used permanently as long as there is no replacement due to a change in type.

<變形例>
以下,舉幾個代表性的變形例。在以下的變形例的說明中,對於具有與在上述的實施例說明者同樣的構成及機能的部分可使用與上述的實施例同樣的符號。而且,有關如此的部分的說明是可在技術上不矛盾的範圍內適當援用上述的實施例的說明。並且,上述的實施例的一部分及複數的變形例的全部或一部分可在技術上不矛盾的範圍內適當複合地適用。
< Modifications >
In the following, several representative modifications are given. In the following description of the modified example, the same reference numerals as those of the above-described embodiment may be used for portions having the same configuration and function as those described in the above-mentioned embodiment. In addition, the description of such a part can appropriately refer to the description of the embodiment described above within a technically inconsistent range. In addition, a part of the above-mentioned embodiments and all or a part of the plural modifications can be appropriately combined and applied within a range that is not technically contradictory.

(第一變形例)
圖7是表示第一變形例的接合部的主要部的概略側面圖。
第一變形例的目標屏蔽板MPA是與實施例同樣,在接合平台BS之下,離開接合平台BS而設。目標屏蔽板MPA是使用透明材料(例如玻璃),在目標屏蔽板MPA的下面側具備目標標記TM。從目標屏蔽板MPA的下面側利用下視攝影機(under vision camera)46等來進行目標標記TM及晶粒D的位置的查證及修正。
(First Modification)
FIG. 7 is a schematic side view showing a main part of a joint portion according to a first modification.
The target shielding plate MPA of the first modified example is provided below the bonding platform BS and separated from the bonding platform BS as in the embodiment. The target shield plate MPA is made of a transparent material (for example, glass), and a target mark TM is provided on the lower side of the target shield plate MPA. From the lower side of the target shield plate MPA, an under vision camera 46 or the like is used to verify and correct the positions of the target mark TM and the die D.

(第二變形例)
圖8是表示第二變形例的接合部的主要部的概略側面圖。
第二變形例的目標屏蔽板MPB是與實施例同樣,在接合平台之下,離開接合平台BS而設。目標屏蔽板MPB是在目標標記的位置具有開口OP,從目標屏蔽板MPB的下面側,藉由LED等的光源LS來構成自發光的目標標記TMB,以基板識別攝影機44來攝像識別該光,不使用攝影機的照明來識別自發光的目標標記TMB。
(Second Modification)
FIG. 8 is a schematic side view showing a main part of a joint portion according to a second modification.
The target shielding plate MPB of the second modification is provided below the bonding platform and separated from the bonding platform BS as in the embodiment. The target shield plate MPB has an opening OP at the position of the target mark. From the lower side of the target shield plate MPB, a self-luminous target mark TMB is constituted by a light source LS such as an LED. The substrate recognition camera 44 captures and recognizes this light. The illumination of the camera is not used to identify the self-illuminating target mark TMB.

藉由使用自發光的目標標記TMB,即使基板P、接合平台BS的狀態差,攝影機的照明難以順利識別目標標記TM時,也可以自發光的目標標記來識別。例如因基板P的表面的反射而對攝像有影響時,可排除其影響,高精度地修正。By using the self-luminous target mark TMB, even if the state of the substrate P and the bonding stage BS is poor, it is difficult to recognize the target mark TM by the lighting of the camera. For example, when the imaging is affected by the reflection of the surface of the substrate P, the influence can be eliminated and corrected with high accuracy.

(第三變形例)
圖9是表示第三變形例的接合部的主要部的概略側面圖。
第三變形例的目標屏蔽板MPC是與實施例同樣,在接合平台之下,離開接合平台BS而設。目標屏蔽板MPC是以液晶、有機EL或電漿發光等的顯示面板DP所構成,顯示面板DP是依據畫像資料來顯示載置於基板P的半導體晶片的位置(目標標記TMC)。顯示面板DP是顯示容易通過玻璃面板P來識別的波長(色)作為基板識別攝影機44之可識別位置的點大小或線寬度。
(Third Modification)
FIG. 9 is a schematic side view showing a main part of a joint portion according to a third modification.
The target shielding plate MPC of the third modified example is provided below the bonding platform and separated from the bonding platform BS as in the embodiment. The target shield plate MPC is composed of a display panel DP such as liquid crystal, organic EL, or plasma light emission. The display panel DP displays the position of a semiconductor wafer (target mark TMC) placed on the substrate P based on image data. The display panel DP displays a wavelength (color) easily recognized by the glass panel P as a dot size or a line width of a recognizable position of the substrate recognition camera 44.

藉由以顯示面板來構成目標屏蔽板MPC,可只變更顯示面板的畫像資料來對應品種變更時的目標標記的配置變更等,可去掉目標屏蔽板的更換,謀求更進一步的處理能力提升。By constructing the target shield plate MPC with a display panel, only the image data of the display panel can be changed to correspond to the configuration change of the target mark when the type is changed, etc. The replacement of the target shield plate can be eliminated, and further processing capacity can be improved.

以上,根據實施形態、實施例及變形例來具體地說明本發明者所研發的發明,但本發明是不限於上述實施形態、實施例及變形例,當然可實施各種變更。The inventions developed by the present inventors have been specifically described based on the embodiments, examples, and modifications, but the present invention is not limited to the above-mentioned embodiments, examples, and modifications, and various modifications can be implemented.

例如,在實施例是說明有關覆晶黏著機,但亦可適用於不反轉從晶粒供給部拾取的晶粒來接合的黏晶機。For example, in the embodiment, a description is given of a flip chip bonding machine, but it is also applicable to a die bonding machine that does not reverse the crystals picked up from the crystal supply unit and joins them.

1‧‧‧晶粒供給部1‧‧‧Crystal Supply Department

2‧‧‧拾取部 2‧‧‧Pick up department

21‧‧‧拾取翻轉頭 21‧‧‧Pick up flip head

22‧‧‧夾頭 22‧‧‧ chuck

3‧‧‧中間平台部 3‧‧‧Middle Platform Department

4‧‧‧接合部 4‧‧‧ Junction

41‧‧‧接合頭 41‧‧‧Joint head

42‧‧‧夾頭 42‧‧‧Chuck

43‧‧‧Y樑 43‧‧‧Y Beam

44‧‧‧基板識別攝影機 44‧‧‧ substrate identification camera

45‧‧‧X樑 45‧‧‧X beam

7‧‧‧控制裝置 7‧‧‧control device

10‧‧‧覆晶黏著機 10‧‧‧Flip Chip Adhesive Machine

11‧‧‧晶圓 11‧‧‧ wafer

13‧‧‧頂起單元 13‧‧‧ jacking unit

D‧‧‧晶粒 D‧‧‧ Grain

P‧‧‧基板 P‧‧‧ substrate

MP‧‧‧目標屏蔽板 MP‧‧‧Target shielding board

G‧‧‧黏著層 G‧‧‧ Adhesive layer

TM‧‧‧目標標記 TM‧‧‧ Target Mark

BS‧‧‧接合平台 BS‧‧‧Joint Platform

圖1是表示實施例的覆晶黏著機的概略的上面圖。FIG. 1 is a top plan view showing an outline of a flip chip bonding machine according to an embodiment.

圖2是在圖1中由箭號A方向來看時,說明拾取翻轉頭、傳送頭及接合頭的動作的圖。 FIG. 2 is a diagram illustrating the operation of picking up the reversing head, the conveying head, and the joining head when viewed from the direction of arrow A in FIG. 1.

圖3是表示圖1的晶粒供給部的主要部的概略剖面圖。 FIG. 3 is a schematic cross-sectional view showing a main part of the crystal grain supply unit in FIG. 1.

圖4是表示圖1的接合部的主要部的概略側面圖。 FIG. 4 is a schematic side view showing a main part of the joint portion of FIG. 1.

圖5是表示圖4的目標屏蔽板的平面圖。 FIG. 5 is a plan view showing the target shielding plate of FIG. 4.

圖6是表示在實施例的覆晶黏著機所實施的接合方法的流程圖。 FIG. 6 is a flowchart showing a bonding method performed by the flip-chip bonding machine of the embodiment.

圖7是表示第一變形例的接合部的主要部的概略側面圖。 FIG. 7 is a schematic side view showing a main part of a joint portion according to a first modification.

圖8是表示第二變形例的接合部的主要部的概略側面圖。 FIG. 8 is a schematic side view showing a main part of a joint portion according to a second modification.

圖9是表示第三變形例的接合部的主要部的概略側面圖。 FIG. 9 is a schematic side view showing a main part of a joint portion according to a third modification.

圖10是表示比較例的接合部的主要部的概略側面圖。 FIG. 10 is a schematic side view showing a main part of a joint portion of a comparative example.

Claims (13)

一種黏晶裝置,其特徵係具備: 接合頭,其係將拾取的晶粒載置於透明的基板的上面; 透明的接合平台,其係固定前述基板; 板,其係離開前述接合平台而位於前述接合平台的下方,具有用以識別將前述晶粒載置於前述基板時的前述晶粒的位置之基準標記;及 攝影機,其係透過前述接合平台來攝取前述晶粒或前述基準標記。A crystal sticking device is characterized by: A bonding head, which is configured to place the picked die on a transparent substrate; A transparent bonding platform for fixing the aforementioned substrate; A plate located away from the bonding platform and located below the bonding platform, and having a reference mark for identifying a position of the die when the die is placed on the substrate; and The camera captures the crystal grain or the fiducial mark through the bonding platform. 如申請專利範圍第1項之黏晶裝置,其中,前述基板係具備玻璃基板及被設在前述玻璃基板的上面的黏著劑, 前述攝影機係位於前述基板的上方,攝取前述晶粒,且透過前述基板及前述接合平台來攝取前述基準標記。For example, the crystal sticking device according to the first patent application range, wherein the substrate is provided with a glass substrate and an adhesive provided on the upper surface of the glass substrate. The camera is located above the substrate, picks up the crystal grains, and picks up the reference mark through the substrate and the bonding platform. 如申請專利範圍第2項之黏晶裝置,其中,前述板,係具有被刻印或印刷於其上面側的前述基準標記。For example, the crystal sticking device according to item 2 of the patent application, wherein the board has the aforementioned reference mark engraved or printed on the upper side thereof. 如申請專利範圍第2項之黏晶裝置,其中,更在前述板的下方具有光源, 前述板係具有開口部, 前述基準標記係藉由前述光源及前述開口部所構成。For example, the crystal sticking device according to item 2 of the patent application, wherein there is a light source below the board, The board has an opening, The reference mark is configured by the light source and the opening. 如申請專利範圍第2項之黏晶裝置,其中,前述板係具有顯示面板, 前述基準標記係藉由前述顯示面板的顯示所構成。For example, the crystal sticking device according to item 2 of the patent application, wherein the aforementioned board has a display panel, The reference mark is configured by a display on the display panel. 如申請專利範圍第1項之黏晶裝置,其中,前述基板係具備玻璃基板及被設在前述玻璃基板的上面的黏著劑, 前述板,係具有被刻印或印刷於其下面側的前述基準標記, 前述攝影機係位於前述板的下方,攝取前述基準標記,且透過前述接合平台及前述基板來攝取前述晶粒。For example, the crystal sticking device according to the first patent application range, wherein the substrate is provided with a glass substrate and an adhesive provided on the upper surface of the glass substrate. The board has the aforementioned reference mark engraved or printed on the lower side, The camera is located below the board, picks up the fiducial mark, and picks up the crystal grains through the bonding platform and the substrate. 如申請專利範圍第1至6項中的任一項所記載之黏晶裝置,其中,更具備: 晶粒供給部;及 從前述晶粒供給部拾取晶粒且上下反轉的拾取頭, 前述接合頭,係從前述拾取頭拾取前述晶粒,將前述晶粒的電路形成面朝下,而於前述基板的上面載置前述晶粒。The crystal sticking device described in any one of claims 1 to 6 of the scope of patent application, further including: Die supply department; and A pick-up head for picking up a crystal grain from the crystal grain supply part and turning it upside down, The bonding head picks up the die from the pick-up head, the circuit forming surface of the die is face down, and the die is placed on the upper surface of the substrate. 如申請專利範圍第7項之黏晶裝置,其中,更具備:載置前述拾取頭所拾取的晶粒之中間平台, 前述接合頭,係從前述中間平台拾取前述晶粒,將前述晶粒的電路形成面朝上,而於前述基板的上面載置前述晶粒。For example, the crystal sticking device according to item 7 of the patent application scope further includes: an intermediate platform on which the crystal grains picked up by the picking head are placed, The bonding head picks up the die from the intermediate platform, places a circuit forming surface of the die upward, and places the die on an upper surface of the substrate. 一種半導體裝置的製造方法,其特徵係具備: (a)準備:具備透明的接合平台及板的黏晶裝置之工程,該透明的接合平台係固定在其上面具有黏著層的透明的基板,該板係於前述接合平台的下方,離開前述接合平台而設,具備基準標記; (b)準備:保持具有晶粒的切割膠帶的晶圓環之工程; (c)從前述晶圓環拾取前述晶粒之工程;及 (d)將前述被拾取的晶粒載置於前述基板之工程, 前述(d)工程,係一邊攝取前述被拾取的前述晶粒及前述基準標記,一邊將前述被拾取的前述晶粒載置於前述基板的上面。A method for manufacturing a semiconductor device, comprising: (a) Preparation: A project of a die bonding device having a transparent bonding platform and a board, the transparent bonding platform is fixed to a transparent substrate with an adhesive layer thereon, and the board is under the aforementioned bonding platform and leaves the aforementioned bonding Designed on a platform with benchmark marks; (b) Preparation: the process of holding wafer rings with dicing tape with dies; (c) the process of picking up the aforementioned die from the aforementioned wafer ring; and (d) the process of placing the picked-up dies on the aforementioned substrate, In the step (d), the picked-up crystal grains and the reference mark are taken while the picked-up crystal grains are placed on the substrate. 如申請專利範圍第9項之半導體裝置的製造方法,其中,前述(d)工程,係從前述基板的上方攝取前述晶粒及前述基準標記。For example, in the method for manufacturing a semiconductor device according to item 9 of the scope of patent application, in the step (d), the crystal grain and the reference mark are taken from above the substrate. 如申請專利範圍第10項之半導體裝置的製造方法,其中,前述(c)工程係更具有將前述拾取的晶粒上下反轉的工程, 前述(d)工程係拾取反轉的前述晶粒,將前述晶粒的電路形成面朝下載置於前述基板。For example, the method for manufacturing a semiconductor device according to item 10 of the application, wherein the (c) process further includes a process of reversing the picked up crystal grains up and down, The aforementioned (d) process is to pick up the inverted crystal grains, and place the circuit formation surface of the crystal grains on the substrate. 如申請專利範圍第10項之半導體裝置的製造方法,其中,前述(c)工程更具有將前述拾取的晶粒載置於中間平台的工程, 前述(d)工程係從前述中間平台拾取前述晶粒,將前述晶粒的電路形成面朝上載置於前述基板。For example, the method for manufacturing a semiconductor device according to item 10 of the application, wherein the above-mentioned (c) process further includes a process of placing the picked-up die on the intermediate platform, The (d) process is to pick up the die from the intermediate platform, and place the circuit formation surface of the die on the substrate. 如申請專利範圍第11或12項之半導體裝置的製造方法,其中,前述(d)工程,係根據前述晶粒及前述基準標記的攝像結果來修正前述被拾取的晶粒的位置而載置於前述基板。For example, the method for manufacturing a semiconductor device according to the 11th or 12th of the scope of patent application, wherein the (d) process is to correct the position of the picked-up die according to the imaging result of the die and the reference mark, and place The aforementioned substrate.
TW108105395A 2018-03-19 2019-02-19 Die bonding device and manufacturing method of semiconductor device TWI741256B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2018050761A JP7018338B2 (en) 2018-03-19 2018-03-19 Manufacturing method of die bonding equipment and semiconductor equipment
JP2018-050761 2018-03-19

Publications (2)

Publication Number Publication Date
TW201946201A true TW201946201A (en) 2019-12-01
TWI741256B TWI741256B (en) 2021-10-01

Family

ID=68001176

Family Applications (2)

Application Number Title Priority Date Filing Date
TW108105395A TWI741256B (en) 2018-03-19 2019-02-19 Die bonding device and manufacturing method of semiconductor device
TW109142808A TWI758990B (en) 2018-03-19 2019-02-19 Die bonding device and manufacturing method of semiconductor device

Family Applications After (1)

Application Number Title Priority Date Filing Date
TW109142808A TWI758990B (en) 2018-03-19 2019-02-19 Die bonding device and manufacturing method of semiconductor device

Country Status (4)

Country Link
JP (1) JP7018338B2 (en)
KR (1) KR102186384B1 (en)
CN (2) CN110289227B (en)
TW (2) TWI741256B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI818290B (en) * 2020-09-11 2023-10-11 日商捷進科技有限公司 Die bonding device and method of manufacturing semiconductor device

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7454763B2 (en) 2020-03-04 2024-03-25 パナソニックIpマネジメント株式会社 Electronic component mounting equipment and production data creation system
CN114566445B (en) * 2022-01-22 2023-09-08 苏州艾科瑞思智能装备股份有限公司 Wafer three-dimensional integration-oriented high-precision micro-assembly equipment

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6208419B1 (en) * 1998-11-18 2001-03-27 Fuji Photo Film Co., Ltd. Method of and apparatus for bonding light-emitting element
JP4698101B2 (en) 2001-09-28 2011-06-08 芝浦メカトロニクス株式会社 Substrate overlay mechanism and substrate overlay method
JP2003215527A (en) * 2002-01-28 2003-07-30 Nec Kagoshima Ltd Alignment method when display panel is assembled
JP3962906B2 (en) 2002-02-26 2007-08-22 ソニー株式会社 Component mounting apparatus and component mounting method
JP4046030B2 (en) * 2002-08-30 2008-02-13 株式会社村田製作所 Component mounting method and component mounting apparatus
US8138058B2 (en) 2006-11-24 2012-03-20 Semiconductor Energy Laboratory Co., Ltd. Substrate with marker, manufacturing method thereof, laser irradiation apparatus, laser irradiation method, light exposure apparatus, and manufacturing method of semiconductor device
KR101318439B1 (en) * 2006-12-06 2013-10-16 엘지디스플레이 주식회사 Apparatus for measuring optical characteristics of liquid crystal panel
JP2009253018A (en) * 2008-04-07 2009-10-29 Shinkawa Ltd Bonding apparatus and bonding method
TW201001566A (en) * 2008-06-24 2010-01-01 Powertech Technology Inc Jig and method for picking up a die
JP5843275B2 (en) 2011-05-13 2016-01-13 ボンドテック株式会社 Alignment apparatus and alignment method
KR101897825B1 (en) * 2012-01-02 2018-09-12 세메스 주식회사 Apparatus for bonding a die on a substrate
JP6043939B2 (en) 2012-08-24 2016-12-14 ボンドテック株式会社 Method and apparatus for positioning an object on a substrate
TWI490956B (en) * 2013-03-12 2015-07-01 Shinkawa Kk Flip chip bonder and method of flip chip bonding
KR101614204B1 (en) * 2014-04-29 2016-04-20 세메스 주식회사 Unit for picking up a die, apparatus and method for bonding the same and
JP6387256B2 (en) * 2014-07-07 2018-09-05 ルネサスエレクトロニクス株式会社 Manufacturing method of semiconductor device
JP6411823B2 (en) 2014-09-09 2018-10-24 ボンドテック株式会社 Chip alignment method and chip alignment apparatus
JP6584234B2 (en) * 2015-08-31 2019-10-02 ファスフォードテクノロジ株式会社 Die bonder, bonding method and semiconductor device manufacturing method
JP6587493B2 (en) * 2015-10-15 2019-10-09 株式会社ジェイデバイス Adhesive head and semiconductor manufacturing apparatus using the same
JP2017139365A (en) 2016-02-04 2017-08-10 パナソニックIpマネジメント株式会社 Semiconductor package manufacturing method
JP6705668B2 (en) * 2016-03-11 2020-06-03 ファスフォードテクノロジ株式会社 Die bonding apparatus and semiconductor device manufacturing method

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI818290B (en) * 2020-09-11 2023-10-11 日商捷進科技有限公司 Die bonding device and method of manufacturing semiconductor device

Also Published As

Publication number Publication date
JP7018338B2 (en) 2022-02-10
KR20190110026A (en) 2019-09-27
TWI758990B (en) 2022-03-21
CN110289227A (en) 2019-09-27
JP2019165059A (en) 2019-09-26
TWI741256B (en) 2021-10-01
CN110289227B (en) 2023-09-12
CN116978830A (en) 2023-10-31
KR102186384B1 (en) 2020-12-03
TW202114048A (en) 2021-04-01

Similar Documents

Publication Publication Date Title
US11062964B2 (en) Method for manufacturing semiconductor device, and mounting apparatus
JP6212507B2 (en) Cutting apparatus and cutting method
KR102132094B1 (en) Electronic component mounting device and electronic component mounting method
TWI758990B (en) Die bonding device and manufacturing method of semiconductor device
TWI712351B (en) Apparatus and method for semiconductor device bonding and mechanism for aligning a plurality of semiconductor devices
TWI677047B (en) Semiconductor manufacturing device and method of manufacturing semiconductor device
TWI711088B (en) Semiconductor element bonding device
TWI768337B (en) Die bonding device and manufacturing method of semiconductor device
TWI803128B (en) Post bond inspection method and system of semiconductor devices for panel packaging
US11552043B2 (en) Post bond inspection of devices for panel packaging
JP5017041B2 (en) Component mounting method and apparatus
CN113410213A (en) Chip mounting device and method for manufacturing semiconductor device
JP2024024567A (en) Semiconductor manufacturing device and method for manufacturing semiconductor device
JP2015056593A (en) Die bonder and method of manufacturing semiconductor
TW202245305A (en) Bonding device and method of manufacturing solid-state imaging device including a syringe, a bonding head, and a control unit