TW201419532A - 具有低米勒電容之金氧半場效電晶體元件及其製作方法 - Google Patents
具有低米勒電容之金氧半場效電晶體元件及其製作方法 Download PDFInfo
- Publication number
- TW201419532A TW201419532A TW101141608A TW101141608A TW201419532A TW 201419532 A TW201419532 A TW 201419532A TW 101141608 A TW101141608 A TW 101141608A TW 101141608 A TW101141608 A TW 101141608A TW 201419532 A TW201419532 A TW 201419532A
- Authority
- TW
- Taiwan
- Prior art keywords
- gate trench
- gate
- semiconductor device
- conductivity type
- layer
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 33
- 238000000034 method Methods 0.000 title description 30
- 238000004519 manufacturing process Methods 0.000 title description 7
- 239000000758 substrate Substances 0.000 claims abstract description 17
- 239000010410 layer Substances 0.000 description 82
- 238000005468 ion implantation Methods 0.000 description 10
- 238000005530 etching Methods 0.000 description 8
- 239000002019 doping agent Substances 0.000 description 7
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 7
- 229920005591 polysilicon Polymers 0.000 description 7
- 239000011229 interlayer Substances 0.000 description 6
- 229910052751 metal Inorganic materials 0.000 description 6
- 239000002184 metal Substances 0.000 description 6
- 125000006850 spacer group Chemical group 0.000 description 5
- 230000004888 barrier function Effects 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 238000001459 lithography Methods 0.000 description 3
- 229920002120 photoresistant polymer Polymers 0.000 description 3
- 238000000151 deposition Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 2
- 239000007943 implant Substances 0.000 description 2
- 238000001465 metallisation Methods 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 2
- 238000009825 accumulation Methods 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000011982 device technology Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 238000000407 epitaxy Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7816—Lateral DMOS transistors, i.e. LDMOS transistors
- H01L29/7825—Lateral DMOS transistors, i.e. LDMOS transistors with trench gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
- H01L29/0852—Source or drain regions of field-effect devices of field-effect transistors with insulated gate of DMOS transistors
- H01L29/0873—Drain regions
- H01L29/0878—Impurity concentration or distribution
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
- H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42364—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
- H01L29/42368—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity the thickness being non-uniform
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66681—Lateral DMOS transistors, i.e. LDMOS transistors
- H01L29/66704—Lateral DMOS transistors, i.e. LDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/66734—Vertical DMOS transistors, i.e. VDMOS transistors with a step of recessing the gate electrode, e.g. to form a trench gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
- H01L29/41725—Source or drain electrodes for field effect devices
- H01L29/41766—Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
一種功率半導體元件,包含有一半導體基底,具有第一導電型;一磊晶層,位於該半導體基底上,且具有該第一導電型;一離子井,具有第二導電型,位於該磊晶層中,其中該離子井具有一接面深度;一閘極溝槽,位於該離子井中,且該閘極溝槽的深度小於該接面深度;一凹陷溝槽,位於該閘極溝槽的底部;一閘極氧化層,位於該閘極溝槽表面,並填滿該凹陷溝槽,如此構成一尖端凸出結構;一閘極,位於該閘極溝槽內;以及一汲極延伸區,具有該第一導電型,介於該閘極溝槽與該磊晶層之間,緊鄰該尖端凸出結構。
Description
本發明係有關於半導體元件技術領域,特別是有關於一種具有低米勒電容之金氧半場效電晶體(MOSFET)元件及其製作方法。
在傳統功率電晶體中,平面型功率元件(DMOS)因來自於通道區域(channel region)、聚集層(accumulation layer)以及接面場效電晶體(JFET)的貢獻,而使得導通電阻(on-resistance)上升。
為了降低上述區域之電阻,溝渠型功率元件(UMOS)於是被提出來,更因為UMOS結構不存在之JFET區域,因此可以縮小UMOS元件尺寸(cell size)以提高通道密度(channel density),可以進一步降低導通電阻,但另一方面,UMOS元件也因其結構的關係導致閘汲間電容(米勒電容)上升而使得開關速度變慢。
因此,本發明之目的,即在提供一種功率半導體元件及其製作方法,以降低米勒電容。
根據本發明之較佳實施例,本發明提供一種功率半導體元件,包含有一半導體基底,具有第一導電型;一磊晶層,位於該半導體基底上,且具有該第一導電型;一離子井,具有第二導電型,位於該磊晶層中,其中該離子井具有一接面深度;一閘極溝槽,位於該離
子井中,且該閘極溝槽的深度小於該接面深度;一凹陷溝槽,位於該閘極溝槽的底部;一閘極氧化層,位於該閘極溝槽表面,並填滿該凹陷溝槽,如此構成一尖端凸出結構;一閘極,位於該閘極溝槽內;以及一汲極延伸區,具有該第一導電型,介於該閘極溝槽與該磊晶層之間,緊鄰該尖端凸出結構。
根據本發明之較佳實施例,本發明提供一種功率半導體元件,包含有一半導體基底,具有第一導電型;一磊晶層,位於該半導體基底上;一離子井,具有第二導電型,位於該磊晶層中,其中該離子井具有一接面深度;一閘極溝槽,位於該離子井中;一閘極氧化層,位於該閘極溝槽表面;一閘極,位於該閘極溝槽內;以及一尖端延伸摻雜區,具有該第一導電型,介於該閘極溝槽與該磊晶層之間。
為讓本發明之上述目的、特徵及優點能更明顯易懂,下文特舉較佳實施方式,並配合所附圖式,作詳細說明如下。然而如下之較佳實施方式與圖式僅供參考與說明用,並非用來對本發明加以限制者。
請參閱第1圖至第8圖,其為依據本發明一實施例所繪示的電晶體元件之製造方法示意圖。首先,如第1圖所示,提供一半導體基底10,例如N型重摻雜矽基底,可作為電晶體元件的汲極(drain)。接著,利用一磊晶製程於半導體基底10上形成一磊晶層11,例如N型磊晶矽層。於磊晶層11表面形成一墊氧化層12a之後,接著,進行一離子佈植製程,於磊晶層11中形成一離子井210,例如P型井,其中離子井210的接面深度為d1。
如第2圖所示,接著於磊晶層11上沈積一硬遮罩層12b,例如氮化矽層,然後,利用微影、蝕刻等製程,於硬遮罩層12b中形成開口112。接著利用乾蝕刻製程,經由硬遮罩層12b中的開口112,蝕刻離子井210至一預定深度d2,如此形成閘極溝槽122,其中閘極溝槽122的預定深度d2須小於離子井210的接面深度d1。
如第3圖所示,接下來氧化閘極溝槽122的側壁,形成犧牲氧化層14。在另一實施例中,犧牲氧化層14亦可以是由沈積及蝕刻形成的間隙壁代替。犧牲氧化層14的厚度不足以填滿閘極溝槽122,而留下一縫隙122a。接著,進行一尖端離子佈植製程,經由縫隙122a將N型摻質植入閘極溝槽122正下方的離子井210中,形成一尖端延伸摻雜區15。根據另一實施例,如第9圖所示,亦可以在形成犧牲氧化層14之後,進行一蝕刻製程,將犧牲氧化層14蝕刻成間隙壁14a,然後才進行上述的尖端離子佈植製程。
如第4圖所示,接著進行另一乾蝕刻製程,利用犧牲氧化層14作為蝕刻遮罩,繼續經由縫隙122a蝕刻離子井210約略至離子井210的接面深度為d1,顯露出部分的磊晶層11,如此在閘極溝槽122下方形成一凹陷溝槽123,將尖端延伸摻雜區15切開成左、右兩部分,作為汲極延伸區15a及15b。凹陷溝槽123的開口寬度大小,可以藉由犧牲氧化層14的厚度來控制。
如第5圖所示,接著去除墊氧化層12a、硬遮罩層12b以及犧牲氧化層14,顯露出離子井210表面及閘極溝槽122表面。然後進行一熱氧化製程,形成閘極氧化層18,使得凹陷溝槽123最後被閘極氧化層18填滿,而在閘極溝槽122正下方形成尖端凸出結構18a。
繼之,進行一化學氣相沈積(CVD)製程,沈積一多晶矽層,使多晶矽層填滿閘極溝槽122,再回蝕刻多晶矽層,如此於閘極溝槽122形成閘極20a。
如第6圖所示,接著利用微影製程,形成一圖案化光阻層(圖未示),定義出源極區域,再以離子佈植製程將摻質,例如N型摻質,植入上述源極區域,於離子井210構成源極摻雜區22。之後,再將光阻層去除,並以施以熱驅入製程,活化這些被植入的摻質。
最後,如第7-8圖所示,進行接觸洞及金屬化製程,包括形成層間介電層30,於層間介電層30中形成接觸洞230,於接觸洞230底部以離子佈植製程形成接觸摻雜區250,沈積阻障層32及金屬層34,並使金屬層34填滿接觸洞230,構成接觸件34a。
請參閱第10圖至第15圖,其為依據本發明另一實施例所繪示的電晶體元件之製造方法示意圖。首先,如第10圖所示,提供一半導體基底10,例如N型重摻雜之矽基底,可作為電晶體元件的汲極。接著,利用一磊晶製程於半導體基底10上形成一磊晶層11,例如N型磊晶矽層。於磊晶層11表面形成一墊氧化層12a之後,接著,進行一離子佈植製程,於磊晶層11中形成一離子井210,例如P型井,其中離子井210的接面深度為d1。
如第11圖所示,接著於磊晶層11上沈積一硬遮罩層12b,例如氮化矽層,然後,利用微影、蝕刻等製程,於硬遮罩層12b中形成開口112。接著利用乾蝕刻製程,經由硬遮罩層12b中的開口112,蝕刻離子井210至一預定深度d2,如此形成閘極溝槽122,其中閘極溝槽122的預定深度d2須小於離子井210的接面深度d1。
如第12圖所示,接下來於閘極溝槽122的側壁及硬遮罩層12b表面,順應的沈積氧化層140。同樣的,氧化層14的厚度不足以填滿閘極溝槽122,而留下一縫隙122a。
接著,如第13圖所示,進行一蝕刻製程,將氧化層140蝕刻成間隙壁140a,並顯露出部分的閘極溝槽122底部。
繼之,如第14圖所示,進行一尖端離子佈植製程,經由縫隙122a將N型摻質植入閘極溝槽122正下方的離子井210中,形成一尖端延伸摻雜區15。此實施例中並不進行切開尖端延伸摻雜區15的蝕刻製程。
如第15圖所示,接著去除墊氧化層12a、硬遮罩層12b以及間隙壁140a,顯露出離子井210表面及閘極溝槽122表面。然後進行一熱氧化製程,形成閘極氧化層18,繼之,進行一化學氣相沈積製程,沈積一多晶矽層20,使多晶矽層20填滿閘極溝槽122。
後續步驟則同第6圖至第8圖,包括回蝕刻多晶矽層20,如此於閘極溝槽122形成閘極20a,接著利用微影製程,形成一圖案化光阻層,定義出源極區域,再以離子佈植製程將摻質,例如N型摻質,植入上述源極區域,於離子井210構成源極摻雜區22。進行接觸洞及金屬化製程,包括形成層間介電層30,於層間介電層30中形成接觸洞230,於接觸洞230底部以離子佈植製程形成接觸摻雜區250,沈積阻障層32及金屬層34,並使金屬層34填滿接觸洞230,構成接觸件34a。
以上所述僅為本發明之較佳實施例,凡依本發明申請專利範圍所做之均等變化與修飾,皆應屬本發明之涵蓋範圍。
10‧‧‧半導體基底
11‧‧‧磊晶層
12a‧‧‧墊氧化層
12b‧‧‧硬遮罩層
14‧‧‧犧牲氧化層
14a‧‧‧間隙壁
15‧‧‧尖端延伸摻雜區
15a‧‧‧汲極延伸區
15b‧‧‧汲極延伸區
18‧‧‧閘極氧化層
18a‧‧‧尖端凸出結構
20‧‧‧多晶矽層
20a‧‧‧閘極
22‧‧‧源極摻雜區
30‧‧‧層間介電層
32‧‧‧阻障層
34‧‧‧金屬層
34a‧‧‧接觸件
112‧‧‧開口
122‧‧‧閘極溝槽
123‧‧‧凹陷溝槽
140‧‧‧氧化層
140a‧‧‧間隙壁
210‧‧‧離子井
230‧‧‧接觸洞
250‧‧‧接觸摻雜區
第1圖至第8圖為依據本發明一實施例所繪示的電晶體元件之製造方法示意圖。
第9圖例示將犧牲氧化層蝕刻成間隙壁,再進行尖端離子佈植製程之作法。
第10圖至第15圖為依據本發明另一實施例所繪示的電晶體元件之製造方法示意圖。
10‧‧‧半導體基底
11‧‧‧磊晶層
15a‧‧‧汲極延伸區
15b‧‧‧汲極延伸區
18‧‧‧閘極氧化層
18a‧‧‧尖端凸出結構
20a‧‧‧閘極
22‧‧‧源極摻雜區
30‧‧‧層間介電層
32‧‧‧阻障層
34‧‧‧金屬層
34a‧‧‧接觸件
210‧‧‧離子井
250‧‧‧接觸摻雜區
Claims (12)
- 一種功率半導體元件,包含有:一半導體基底,具有第一導電型;一磊晶層,位於該半導體基底上;一離子井,具有第二導電型,位於該磊晶層中,其中該離子井具有一接面深度;一閘極溝槽,位於該離子井中;一凹陷溝槽,位於該閘極溝槽的底部;一閘極氧化層,位於該閘極溝槽表面,並填滿該凹陷溝槽,如此構成一尖端凸出結構;一閘極,位於該閘極溝槽內;以及一汲極延伸區,具有該第一導電型,介於該閘極溝槽與該磊晶層之間,緊鄰該尖端凸出結構。
- 如申請專利範圍第1項所述之功率半導體元件,其中另包含有一源極摻雜區,位於該離子井表面並緊鄰該閘極溝槽。
- 如申請專利範圍第2項所述之功率半導體元件,其中該源極摻雜區具有該第一導電型。
- 如申請專利範圍第1項所述之功率半導體元件,其中該第一導電型為N型,該第二導電型為P型。
- 如申請專利範圍第1項所述之功率半導體元件,其中該磊晶層具有該第一導電型。
- 如申請專利範圍第1項所述之功率半導體元件,其中該閘極溝槽的深度小於該接面深度。
- 一種功率半導體元件,包含有:一半導體基底,具有第一導電型;一磊晶層,位於該半導體基底上;一離子井,具有第二導電型,位於該磊晶層中,其中該離子井具有一接面深度;一閘極溝槽,位於該離子井中;一閘極氧化層,位於該閘極溝槽表面;一閘極,位於該閘極溝槽內;以及一尖端延伸摻雜區,具有該第一導電型,介於該閘極溝槽與該磊晶層之間。
- 如申請專利範圍第7項所述之功率半導體元件,其中另包含有一源極摻雜區,位於該離子井表面並緊鄰該閘極溝槽。
- 如申請專利範圍第8項所述之功率半導體元件,其中該源極摻雜區具有該第一導電型。
- 如申請專利範圍第7項所述之功率半導體元件,其中該第一導電型為N型,該第二導電型為P型。
- 如申請專利範圍第7項所述之功率半導體元件,其中該磊晶層具有該第一導電型。
- 如申請專利範圍第7項所述之功率半導體元件,其中該閘極溝槽的深度小於該接面深度。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW101141608A TW201419532A (zh) | 2012-11-08 | 2012-11-08 | 具有低米勒電容之金氧半場效電晶體元件及其製作方法 |
CN201210526150.7A CN103811548A (zh) | 2012-11-08 | 2012-12-07 | 具有低密勒电容的金氧半场效应晶体管器件及其制作方法 |
US13/719,190 US20140124852A1 (en) | 2012-11-08 | 2012-12-18 | Semiconductor device with reduced miller capacitance and fabrication method thereof |
US14/051,451 US20140124853A1 (en) | 2012-11-08 | 2013-10-11 | Semiconductor device with reduced miller capacitance and fabrication method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW101141608A TW201419532A (zh) | 2012-11-08 | 2012-11-08 | 具有低米勒電容之金氧半場效電晶體元件及其製作方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
TW201419532A true TW201419532A (zh) | 2014-05-16 |
Family
ID=50621561
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW101141608A TW201419532A (zh) | 2012-11-08 | 2012-11-08 | 具有低米勒電容之金氧半場效電晶體元件及其製作方法 |
Country Status (3)
Country | Link |
---|---|
US (2) | US20140124852A1 (zh) |
CN (1) | CN103811548A (zh) |
TW (1) | TW201419532A (zh) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20190198633A1 (en) * | 2017-12-22 | 2019-06-27 | Vanguard International Semiconductor Corporation | Semiconductor structure and method for forming the same |
CN110429134B (zh) * | 2019-08-02 | 2023-03-24 | 扬州国扬电子有限公司 | 一种具有非对称原胞的igbt器件及制备方法 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5888880A (en) * | 1996-10-30 | 1999-03-30 | Advanced Micro Devices, Inc. | Trench transistor with localized source/drain regions implanted through selectively grown oxide layer |
JP4299665B2 (ja) * | 2001-08-10 | 2009-07-22 | シリコニックス インコーポレーテッド | 活性トレンチコーナおよび厚底の酸化物を備えたトレンチmisデバイス、ならびにこれを製造する方法 |
JP4059510B2 (ja) * | 2004-10-22 | 2008-03-12 | 株式会社東芝 | 半導体装置及びその製造方法 |
US8426275B2 (en) * | 2009-01-09 | 2013-04-23 | Niko Semiconductor Co., Ltd. | Fabrication method of trenched power MOSFET |
-
2012
- 2012-11-08 TW TW101141608A patent/TW201419532A/zh unknown
- 2012-12-07 CN CN201210526150.7A patent/CN103811548A/zh active Pending
- 2012-12-18 US US13/719,190 patent/US20140124852A1/en not_active Abandoned
-
2013
- 2013-10-11 US US14/051,451 patent/US20140124853A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
CN103811548A (zh) | 2014-05-21 |
US20140124852A1 (en) | 2014-05-08 |
US20140124853A1 (en) | 2014-05-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9673289B2 (en) | Dual oxide trench gate power MOSFET using oxide filled trench | |
TW201503366A (zh) | 溝渠式功率半導體元件及其製作方法 | |
US8916438B2 (en) | Method for fabricating trench type transistor | |
KR101087936B1 (ko) | 반도체 소자 및 그의 형성 방법 | |
JP5096739B2 (ja) | 半導体装置の製造方法 | |
TW201421683A (zh) | 具有低米勒電容之金氧半場效電晶體元件及其製作方法 | |
US8969157B2 (en) | Method of manufacturing semiconductor device having field plate electrode | |
KR20040033313A (ko) | 셀 트렌치 게이트 전계 효과 트렌지스터 및 그 제조 방법 | |
KR101832334B1 (ko) | 반도체소자 및 그 제조방법 | |
JP2005510088A (ja) | 多結晶シリコンソースコンタクト構造を有するトレンチ金属酸化膜半導体電界効果トランジスタデバイス | |
JP2006114834A (ja) | 半導体装置 | |
US20080157191A1 (en) | Semiconductor device having recess channel structure and method for manufacturing the same | |
KR100474591B1 (ko) | 트렌치 분리 구조를 가지는 디램 셀 트랜지스터의 제조 방법 | |
TW201443999A (zh) | 溝渠式功率半導體元件的製作方法 | |
TW201440145A (zh) | 半導體功率元件的製作方法 | |
KR100871976B1 (ko) | 반도체 소자 및 그 제조 방법 | |
KR100832017B1 (ko) | 채널면적을 증가시킨 반도체소자 및 그의 제조 방법 | |
US8828822B2 (en) | Method for fabricating semiconductor device with reduced Miller capacitance | |
TW201419532A (zh) | 具有低米勒電容之金氧半場效電晶體元件及其製作方法 | |
CN102956704B (zh) | 准垂直功率mosfet及其形成方法 | |
JP2017120915A (ja) | 埋め込みフラッシュメモリセルの均一なトンネル誘電体の製造方法 | |
TW201828469A (zh) | 具有立體超接面的金氧半場效功率元件及其製造方法 | |
JP4572541B2 (ja) | 半導体装置の製造方法 | |
CN112185893A (zh) | 一种沟槽mosfet的制造方法 | |
CN117497419A (zh) | 具有自对准接触孔的沟槽mosfet的制造方法 |