TW201248635A - Programming method for multi-layered flash memory array and switching control method thereof - Google Patents

Programming method for multi-layered flash memory array and switching control method thereof Download PDF

Info

Publication number
TW201248635A
TW201248635A TW101117584A TW101117584A TW201248635A TW 201248635 A TW201248635 A TW 201248635A TW 101117584 A TW101117584 A TW 101117584A TW 101117584 A TW101117584 A TW 101117584A TW 201248635 A TW201248635 A TW 201248635A
Authority
TW
Taiwan
Prior art keywords
flash memory
stylized
layer storage
stylization
mode
Prior art date
Application number
TW101117584A
Other languages
English (en)
Chinese (zh)
Other versions
TWI506631B (https=
Inventor
Wen-Jie Huo
Ji-Peng Xing
Dong-Xia Zhou
Original Assignee
Memoright Wuhan Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Memoright Wuhan Co Ltd filed Critical Memoright Wuhan Co Ltd
Publication of TW201248635A publication Critical patent/TW201248635A/zh
Application granted granted Critical
Publication of TWI506631B publication Critical patent/TWI506631B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023—Free address space management
    • G06F12/0238—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
    • G06F12/0246—Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory in block erasable memory, e.g. flash memory
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5621—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
    • G11C11/5628—Programming or writing circuits; Data input circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/3418—Disturbance prevention or evaluation; Refreshing of disturbed memory data
    • G11C16/3427—Circuits or methods to prevent or reduce disturbance of the state of a memory cell when neighbouring cells are read or written
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
    • G11C16/349—Arrangements for evaluating degradation, retention or wearout, e.g. by counting erase cycles
    • G11C16/3495—Circuits or methods to detect or delay wearout of nonvolatile EPROM or EEPROM memory devices, e.g. by counting numbers of erase or reprogram cycles, by using multiple memory areas serially or cyclically
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/72—Details relating to flash memory management
    • G06F2212/7206—Reconfiguration of flash memory system
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0483—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells having several storage transistors connected in series
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2211/00—Indexing scheme relating to digital stores characterized by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C2211/56—Indexing scheme relating to G11C11/56 and sub-groups for features not covered by these groups
    • G11C2211/564—Miscellaneous aspects
    • G11C2211/5648—Multilevel memory programming, reading or erasing operations wherein the order or sequence of the operations is relevant

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Read Only Memory (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
TW101117584A 2011-05-26 2012-05-17 Programming method for multi-layered flash memory array and switching control method thereof TW201248635A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2011101389456A CN102347069B (zh) 2011-05-26 2011-05-26 多层式存储闪存阵列的编程方式及其切换控制方法

Publications (2)

Publication Number Publication Date
TW201248635A true TW201248635A (en) 2012-12-01
TWI506631B TWI506631B (https=) 2015-11-01

Family

ID=45545668

Family Applications (1)

Application Number Title Priority Date Filing Date
TW101117584A TW201248635A (en) 2011-05-26 2012-05-17 Programming method for multi-layered flash memory array and switching control method thereof

Country Status (5)

Country Link
US (1) US9542311B2 (https=)
JP (1) JP5999455B2 (https=)
CN (1) CN102347069B (https=)
TW (1) TW201248635A (https=)
WO (1) WO2012159492A1 (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102347069B (zh) * 2011-05-26 2013-04-03 忆正存储技术（武汉）有限公司 多层式存储闪存阵列的编程方式及其切换控制方法
CN118506834A (zh) * 2021-06-30 2024-08-16 长江存储科技有限责任公司 对存储器进行编程的方法及存储器
TWI773570B (zh) * 2021-10-29 2022-08-01 鯨鏈科技股份有限公司 基於晶圓堆疊架構的計算機系統和記憶體測試方法

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6781881B2 (en) * 2002-12-19 2004-08-24 Taiwan Semiconductor Manufacturing Company Two-transistor flash cell for large endurance application
US7230851B2 (en) * 2004-12-23 2007-06-12 Sandisk Corporation Reducing floating gate to floating gate coupling effect
US7400532B2 (en) * 2006-02-16 2008-07-15 Micron Technology, Inc. Programming method to reduce gate coupling interference for non-volatile memory
KR101041595B1 (ko) * 2006-06-19 2011-06-15 샌디스크 코포레이션 비휘발성 메모리에서 개선된 판독 동작을 위해 선택 상태에서 보상을 사용하여 감지 및 다른 크기의 마진 프로그래밍
US7518914B2 (en) * 2006-08-07 2009-04-14 Micron Technology, Inc. Non-volatile memory device with both single and multiple level cells
EP1892720B1 (en) * 2006-08-24 2011-07-27 STMicroelectronics Srl A non-volatile, electrically-programmable memory with a plurality of storage densities and data transfer speeds
US7457155B2 (en) * 2006-08-31 2008-11-25 Micron Technology, Inc. Non-volatile memory device and method having bit-state assignments selected to minimize signal coupling
JP4886434B2 (ja) * 2006-09-04 2012-02-29 株式会社東芝 不揮発性半導体記憶装置
JP5111882B2 (ja) * 2007-02-09 2013-01-09 株式会社東芝 不揮発性半導体記憶装置
JP4660520B2 (ja) * 2007-09-03 2011-03-30 株式会社東芝 不揮発性半導体記憶装置およびその駆動方法
KR101391881B1 (ko) * 2007-10-23 2014-05-07 삼성전자주식회사 멀티-비트 플래시 메모리 장치 및 그것의 프로그램 및 읽기방법
US8004871B2 (en) * 2008-05-26 2011-08-23 Panasonic Corporation Semiconductor memory device including FET memory elements
US7983078B2 (en) * 2008-09-24 2011-07-19 Sandisk Technologies Inc. Data retention of last word line of non-volatile memory arrays
CN102347069B (zh) * 2011-05-26 2013-04-03 忆正存储技术（武汉）有限公司 多层式存储闪存阵列的编程方式及其切换控制方法
US9298603B2 (en) * 2011-09-09 2016-03-29 OCZ Storage Solutions Inc. NAND flash-based storage device and methods of using

Also Published As

Publication number Publication date
JP5999455B2 (ja) 2016-10-05
WO2012159492A1 (zh) 2012-11-29
CN102347069B (zh) 2013-04-03
US9542311B2 (en) 2017-01-10
JP2014517978A (ja) 2014-07-24
US20140108712A1 (en) 2014-04-17
TWI506631B (https=) 2015-11-01
CN102347069A (zh) 2012-02-08

Similar Documents

Publication Publication Date Title
CN111667868B (zh) 通过平衡格雷编码的多阶段编程的系统和方法
US9727271B2 (en) Data storage device and flash memory control method
KR101098656B1 (ko) 반도체 기억 장치 및 그 판독 방법
KR101405741B1 (ko) 스트라이프-기반 비-휘발성 멀티레벨 메모리 동작
US20160041760A1 (en) Multi-Level Cell Flash Memory Control Mechanisms
CN104903842A (zh) 用于在非易失性存储器中的异步裸芯操作的方法和系统
KR101366017B1 (ko) 멀티­레벨 셀（ｍｌｃ） 메모리 셀들을 위한 비­순차적 인코딩 방식
US7944729B2 (en) Simultaneously writing multiple addressable blocks of user data to a resistive sense memory cell array
TWI442222B (zh) 快閃記憶裝置與快閃記憶裝置管理方法
KR20120106800A (ko) 데이터의 온-칩 폴딩을 사용한 복수-기어 제어를 가진 비휘발성 메모리
KR20120106801A (ko) 온-칩 폴딩을 위한 데이터 전송
US20130339603A1 (en) Method, apparatus and system for determining access to a memory array
JP5259138B2 (ja) 記憶装置
US8300474B2 (en) Nonvolatile semiconductor memory
JP7023103B2 (ja) メモリシステム及び制御方法
TW201248635A (en) Programming method for multi-layered flash memory array and switching control method thereof
CN109727627A (zh) 组读取刷新
CN102929784A (zh) 非挥发性内存的写入方法
KR102288546B1 (ko) 스토리지 장치 및 그 제어 방법
CN103700401A (zh) 快闪存储器编程及读取的方法
US20140036592A1 (en) Semiconductor storage device
CN105378848B (zh) 一种存储器设备和一种方法
JP2014517978A5 (https=)
US8045374B2 (en) Erase verification method of flash memory by selectively assigning deselected sectors
CN110580928B (zh) 一种三维存储器的控制方法、装置及存储介质