JP2014517978A5 - - Google Patents

Info

Publication number
JP2014517978A5
JP2014517978A5 JP2014511715A JP2014511715A JP2014517978A5 JP 2014517978 A5 JP2014517978 A5 JP 2014517978A5 JP 2014511715 A JP2014511715 A JP 2014511715A JP 2014511715 A JP2014511715 A JP 2014511715A JP 2014517978 A5 JP2014517978 A5 JP 2014517978A5
Authority
JP
Japan
Prior art keywords
flash memory
page
storage flash
programming
lsb
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2014511715A
Other languages
English (en)
Japanese (ja)
Other versions
JP5999455B2 (ja
JP2014517978A (ja
Filing date
Publication date
Priority claimed from CN2011101389456A external-priority patent/CN102347069B/zh
Application filed filed Critical
Publication of JP2014517978A publication Critical patent/JP2014517978A/ja
Publication of JP2014517978A5 publication Critical patent/JP2014517978A5/ja
Application granted granted Critical
Publication of JP5999455B2 publication Critical patent/JP5999455B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2014511715A 2011-05-26 2012-03-23 多層式記憶フラッシュメモリアレイのプログラム方式及びその切替制御方法 Active JP5999455B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
CN2011101389456A CN102347069B (zh) 2011-05-26 2011-05-26 多层式存储闪存阵列的编程方式及其切换控制方法
CN201110138945.6 2011-05-26
PCT/CN2012/072967 WO2012159492A1 (zh) 2011-05-26 2012-03-23 多层式存储闪存阵列的编程方式及其切换控制方法

Publications (3)

Publication Number Publication Date
JP2014517978A JP2014517978A (ja) 2014-07-24
JP2014517978A5 true JP2014517978A5 (https=) 2016-07-21
JP5999455B2 JP5999455B2 (ja) 2016-10-05

Family

ID=45545668

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014511715A Active JP5999455B2 (ja) 2011-05-26 2012-03-23 多層式記憶フラッシュメモリアレイのプログラム方式及びその切替制御方法

Country Status (5)

Country Link
US (1) US9542311B2 (https=)
JP (1) JP5999455B2 (https=)
CN (1) CN102347069B (https=)
TW (1) TW201248635A (https=)
WO (1) WO2012159492A1 (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102347069B (zh) * 2011-05-26 2013-04-03 忆正存储技术（武汉）有限公司 多层式存储闪存阵列的编程方式及其切换控制方法
CN118506834A (zh) * 2021-06-30 2024-08-16 长江存储科技有限责任公司 对存储器进行编程的方法及存储器
TWI773570B (zh) * 2021-10-29 2022-08-01 鯨鏈科技股份有限公司 基於晶圓堆疊架構的計算機系統和記憶體測試方法

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6781881B2 (en) * 2002-12-19 2004-08-24 Taiwan Semiconductor Manufacturing Company Two-transistor flash cell for large endurance application
US7230851B2 (en) * 2004-12-23 2007-06-12 Sandisk Corporation Reducing floating gate to floating gate coupling effect
US7400532B2 (en) * 2006-02-16 2008-07-15 Micron Technology, Inc. Programming method to reduce gate coupling interference for non-volatile memory
KR101041595B1 (ko) * 2006-06-19 2011-06-15 샌디스크 코포레이션 비휘발성 메모리에서 개선된 판독 동작을 위해 선택 상태에서 보상을 사용하여 감지 및 다른 크기의 마진 프로그래밍
US7518914B2 (en) * 2006-08-07 2009-04-14 Micron Technology, Inc. Non-volatile memory device with both single and multiple level cells
EP1892720B1 (en) * 2006-08-24 2011-07-27 STMicroelectronics Srl A non-volatile, electrically-programmable memory with a plurality of storage densities and data transfer speeds
US7457155B2 (en) * 2006-08-31 2008-11-25 Micron Technology, Inc. Non-volatile memory device and method having bit-state assignments selected to minimize signal coupling
JP4886434B2 (ja) * 2006-09-04 2012-02-29 株式会社東芝 不揮発性半導体記憶装置
JP5111882B2 (ja) * 2007-02-09 2013-01-09 株式会社東芝 不揮発性半導体記憶装置
JP4660520B2 (ja) * 2007-09-03 2011-03-30 株式会社東芝 不揮発性半導体記憶装置およびその駆動方法
KR101391881B1 (ko) * 2007-10-23 2014-05-07 삼성전자주식회사 멀티-비트 플래시 메모리 장치 및 그것의 프로그램 및 읽기방법
US8004871B2 (en) * 2008-05-26 2011-08-23 Panasonic Corporation Semiconductor memory device including FET memory elements
US7983078B2 (en) * 2008-09-24 2011-07-19 Sandisk Technologies Inc. Data retention of last word line of non-volatile memory arrays
CN102347069B (zh) * 2011-05-26 2013-04-03 忆正存储技术（武汉）有限公司 多层式存储闪存阵列的编程方式及其切换控制方法
US9298603B2 (en) * 2011-09-09 2016-03-29 OCZ Storage Solutions Inc. NAND flash-based storage device and methods of using

Similar Documents

Publication Publication Date Title
US11288149B2 (en) Flash memory block retirement policy
US9367417B2 (en) Nonvolatile memory device including dummy wordline, memory system, and method of operating memory system
US11615003B2 (en) Optimized neural network data organization
US10347330B2 (en) Solid state storage device and reading control method thereof for read retry process with optimal read voltage set
US8954825B2 (en) Apparatuses and methods including error correction code organization
TWI661425B (zh) 用於經劃分之選擇閘源線之裝置及方法
JP2023011721A (ja) 訂正不可能なｅｃｃ
US11705201B2 (en) Log data storage for flash memory
US8738844B2 (en) Program method, data recovery method, and flash memory using the same
JP2012079403A5 (https=)
JP2013518359A5 (https=)
US11397640B2 (en) Extended error correction in storage device
US20200134443A1 (en) Storing neural networks and weights for neural networks
JP2012221522A5 (https=)
CN113129978A (zh) 使用奇偶校验增加存储器存取并行性
JP6958363B2 (ja) メモリコントローラ、不揮発性メモリおよびメモリコントローラの制御方法
JP2014517978A5 (https=)
US20170192711A1 (en) Encoding data within a crossbar memory array
JP5999455B2 (ja) 多層式記憶フラッシュメモリアレイのプログラム方式及びその切替制御方法
DE102019129168A1 (de) Speichersystem und betriebsverfahren dafür
US20200264953A1 (en) Error correction in data storage devices
JP2011076595A5 (https=)
US12170117B2 (en) 3D NAND memory with built-in capacitor