TW200842977A - Method and apparatus for manufacturing semiconductor device, and storage medium for executing the method - Google Patents

Method and apparatus for manufacturing semiconductor device, and storage medium for executing the method Download PDF

Info

Publication number
TW200842977A
TW200842977A TW097100722A TW97100722A TW200842977A TW 200842977 A TW200842977 A TW 200842977A TW 097100722 A TW097100722 A TW 097100722A TW 97100722 A TW97100722 A TW 97100722A TW 200842977 A TW200842977 A TW 200842977A
Authority
TW
Taiwan
Prior art keywords
reaction chamber
gas
semiconductor device
manufacturing
cleaning
Prior art date
Application number
TW097100722A
Other languages
English (en)
Chinese (zh)
Inventor
Takuji Sako
Yusaku Kashiwagi
Hiroyuki Toshima
Kaoru Maekawa
Original Assignee
Tokyo Electron Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Electron Ltd filed Critical Tokyo Electron Ltd
Publication of TW200842977A publication Critical patent/TW200842977A/zh

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
    • H10W20/425—Barrier, adhesion or liner layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01J—ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS
    • H01J37/00—Discharge tubes with provision for introducing objects or material to be exposed to the discharge, e.g. for the purpose of examination or processing thereof
    • H01J37/32—Gas-filled discharge tubes
    • H01J37/32009—Arrangements for generation of plasma specially adapted for examination or treatment of objects, e.g. plasma sources
    • H01J37/32192—Microwave generated discharge
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P70/00—Cleaning of wafers, substrates or parts of devices
    • H10P70/20—Cleaning during device manufacture
    • H10P70/27—Cleaning during device manufacture during, before or after processing of conductive materials, e.g. polysilicon or amorphous silicon layers
    • H10P70/277—Cleaning during device manufacture during, before or after processing of conductive materials, e.g. polysilicon or amorphous silicon layers the processing being a planarisation of conductive layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
    • H10W20/033—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers in openings in dielectrics
    • H10W20/037—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers in openings in dielectrics the barrier, adhesion or liner layers being on top of a main fill metal
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
    • H10W20/047—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers by introducing additional elements therein
    • H10W20/048—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers by introducing additional elements therein by using plasmas or gaseous environments, e.g. by nitriding
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
    • H10W20/055—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers by formation methods other than physical vapour deposition [PVD], chemical vapour deposition [CVD] or liquid deposition
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/056—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/031—Manufacture or treatment of conductive parts of the interconnections
    • H10W20/064—Manufacture or treatment of conductive parts of the interconnections by modifying the conductivity of conductive parts, e.g. by alloying
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H10W20/45—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their insulating parts
    • H10W20/47—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their insulating parts comprising two or more dielectric layers having different properties, e.g. different dielectric constants

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Plasma & Fusion (AREA)
  • Chemical & Material Sciences (AREA)
  • Analytical Chemistry (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Cleaning Or Drying Semiconductors (AREA)
  • Drying Of Semiconductors (AREA)
  • Formation Of Insulating Films (AREA)
TW097100722A 2007-02-02 2008-01-08 Method and apparatus for manufacturing semiconductor device, and storage medium for executing the method TW200842977A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007024212A JP4294696B2 (ja) 2007-02-02 2007-02-02 半導体装置の製造方法および製造装置、ならびに記憶媒体

Publications (1)

Publication Number Publication Date
TW200842977A true TW200842977A (en) 2008-11-01

Family

ID=39674915

Family Applications (1)

Application Number Title Priority Date Filing Date
TW097100722A TW200842977A (en) 2007-02-02 2008-01-08 Method and apparatus for manufacturing semiconductor device, and storage medium for executing the method

Country Status (3)

Country Link
US (1) US20080184543A1 (https=)
JP (1) JP4294696B2 (https=)
TW (1) TW200842977A (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI866489B (zh) * 2022-09-23 2024-12-11 南韓商Ｈｐｓｐ股份有限公司 半導體器件的製造方法

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008028850A1 (en) * 2006-09-04 2008-03-13 Koninklijke Philips Electronics N.V. CuSiN/SiN DIFFUSION BARRIER FOR COPPER IN INTEGRATED-CIRCUIT DEVICES
JP5781720B2 (ja) 2008-12-15 2015-09-24 ルネサスエレクトロニクス株式会社 半導体装置及び半導体装置の製造方法
JP5582727B2 (ja) 2009-01-19 2014-09-03 株式会社東芝 半導体装置の製造方法及び半導体装置
KR20120064966A (ko) * 2010-12-10 2012-06-20 에스케이하이닉스 주식회사 반도체 장치 제조 방법
US9330915B2 (en) * 2013-12-10 2016-05-03 Taiwan Semiconductor Manufacturing Co., Ltd. Surface pre-treatment for hard mask fabrication
US9385086B2 (en) 2013-12-10 2016-07-05 Taiwan Semiconductor Manufacturing Co., Ltd. Bi-layer hard mask for robust metallization profile
JP5856227B2 (ja) * 2014-05-26 2016-02-09 ルネサスエレクトロニクス株式会社 半導体装置
JP2016111104A (ja) * 2014-12-03 2016-06-20 株式会社Ｊｏｌｅｄ 薄膜半導体基板の製造方法
JP6593635B2 (ja) * 2014-12-24 2019-10-23 株式会社ジェイテクト 樹脂製部材の製造方法
JP2025099459A (ja) * 2023-12-21 2025-07-03 東京エレクトロン株式会社 基板処理方法及び基板処理装置

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2000063956A1 (en) * 1999-04-20 2000-10-26 Sony Corporation Method and apparatus for thin-film deposition, and method of manufacturing thin-film semiconductor device
DE69940114D1 (de) * 1999-08-17 2009-01-29 Applied Materials Inc Oberflächenbehandlung von kohlenstoffdotierten SiO2-Filmen zur Erhöhung der Stabilität während der O2-Veraschung
US6756239B1 (en) * 2003-04-15 2004-06-29 Hewlett-Packard Development Company, L.P. Method for constructing a magneto-resistive element
JP4516447B2 (ja) * 2005-02-24 2010-08-04 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
JP4509864B2 (ja) * 2005-05-30 2010-07-21 東京エレクトロン株式会社 プラズマ処理方法およびプラズマ処理装置
DE102006056624B4 (de) * 2006-11-30 2012-03-29 Globalfoundries Inc. Verfahren zur Herstellung einer selbstjustierten CuSiN-Deckschicht in einem Mikrostrukturbauelement
US7718548B2 (en) * 2006-12-06 2010-05-18 Applied Materials, Inc. Selective copper-silicon-nitride layer formation for an improved dielectric film/copper line interface

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI866489B (zh) * 2022-09-23 2024-12-11 南韓商Ｈｐｓｐ股份有限公司 半導體器件的製造方法

Also Published As

Publication number Publication date
JP2008192739A (ja) 2008-08-21
JP4294696B2 (ja) 2009-07-15
US20080184543A1 (en) 2008-08-07

Similar Documents

Publication Publication Date Title
TW200842977A (en) Method and apparatus for manufacturing semiconductor device, and storage medium for executing the method
JP5343369B2 (ja) 半導体装置の製造方法、半導体製造装置及び記憶媒体
US8207061B2 (en) Semiconductor device manufacturing method using valve metal and nitride of valve metal
KR102394249B1 (ko) 코발트에 대한 망간 배리어 층 및 접착 층
US9659814B2 (en) Doping control of metal nitride films
US11270911B2 (en) Doping of metal barrier layers
US11587873B2 (en) Binary metal liner layers
JPH10106974A (ja) チタン膜及びチタンナイトライド膜の連続成膜方法
CN101490818B (zh) 半导体装置的制造方法以及半导体装置的制造装置
JP2008060568A (ja) 半導体素子の製造装置及びこれを用いた半導体素子の製造方法
US6153515A (en) Method of forming multilayered film
JP2000195820A (ja) 金属窒化物膜の形成方法およびこれを用いた電子装置
CN101091002B (zh) 钽氮化物膜的形成方法
TW201445002A (zh) 用於氮化錳整合之方法
TW202333236A (zh) 釕膜之成膜方法及處理裝置
CN101091003A (zh) 钽氮化物膜的形成方法
JP2004363402A (ja) 半導体装置の製造方法
US20240006235A1 (en) Composite barrier layers
JP3767429B2 (ja) チタン膜及びチタンナイトライド膜の連続成膜方法及びクラスタツール装置
US20230070489A1 (en) Doped tantalum-containing barrier films
CN101091004B (zh) 钽氮化物膜的形成方法
JP2024161798A (ja) 基板を処理する方法、及び基板を処理する装置
CN101091001B (zh) 钽氮化物膜的形成方法
JP2026014106A (ja) 基板を処理する方法、及び基板を処理する装置
TW202443554A (zh) 還原氧化膜的方法、裝置、及基板處理系統