TW200636492A - Method of compensating for a byte skew of PCI express and PCI express physical layer receiver for the same - Google Patents
Method of compensating for a byte skew of PCI express and PCI express physical layer receiver for the sameInfo
- Publication number
- TW200636492A TW200636492A TW095100726A TW95100726A TW200636492A TW 200636492 A TW200636492 A TW 200636492A TW 095100726 A TW095100726 A TW 095100726A TW 95100726 A TW95100726 A TW 95100726A TW 200636492 A TW200636492 A TW 200636492A
- Authority
- TW
- Taiwan
- Prior art keywords
- pci express
- compensating
- received data
- training sequence
- physical layer
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
- G06F13/423—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with synchronous protocol
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Information Transfer Systems (AREA)
- Bus Control (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020050001995A KR20060081522A (ko) | 2005-01-10 | 2005-01-10 | 피씨아이 익스프레스의 바이트 스큐 보상방법 및 이를위한 피씨아이 익스프레스 물리 계층 수신기 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200636492A true TW200636492A (en) | 2006-10-16 |
TWI382317B TWI382317B (zh) | 2013-01-11 |
Family
ID=36654692
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW095100726A TWI382317B (zh) | 2005-01-10 | 2006-01-09 | 補償pci express的位元組偏斜的方法以及其pci express物理層接收器 |
Country Status (4)
Country | Link |
---|---|
US (1) | US7434114B2 (zh) |
JP (1) | JP4870435B2 (zh) |
KR (1) | KR20060081522A (zh) |
TW (1) | TWI382317B (zh) |
Families Citing this family (31)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7397768B1 (en) | 2002-09-11 | 2008-07-08 | Qlogic, Corporation | Zone management in a multi-module fibre channel switch |
US7930377B2 (en) | 2004-04-23 | 2011-04-19 | Qlogic, Corporation | Method and system for using boot servers in networks |
US7669190B2 (en) | 2004-05-18 | 2010-02-23 | Qlogic, Corporation | Method and system for efficiently recording processor events in host bus adapters |
US7577772B2 (en) * | 2004-09-08 | 2009-08-18 | Qlogic, Corporation | Method and system for optimizing DMA channel selection |
US20060064531A1 (en) * | 2004-09-23 | 2006-03-23 | Alston Jerald K | Method and system for optimizing data transfer in networks |
US7676611B2 (en) * | 2004-10-01 | 2010-03-09 | Qlogic, Corporation | Method and system for processing out of orders frames |
US7392437B2 (en) * | 2005-01-20 | 2008-06-24 | Qlogic, Corporation | Method and system for testing host bus adapters |
US7281077B2 (en) * | 2005-04-06 | 2007-10-09 | Qlogic, Corporation | Elastic buffer module for PCI express devices |
US9014563B2 (en) | 2006-12-11 | 2015-04-21 | Cisco Technology, Inc. | System and method for providing an Ethernet interface |
JP4917901B2 (ja) * | 2007-01-15 | 2012-04-18 | 川崎マイクロエレクトロニクス株式会社 | 受信装置 |
US8284792B2 (en) * | 2007-06-01 | 2012-10-09 | Apple Inc. | Buffer minimization in interface controller |
CA2632031A1 (en) * | 2007-09-05 | 2009-03-05 | Faisal Dada | Aligning data on parallel transmission lines |
US7769048B2 (en) * | 2008-06-25 | 2010-08-03 | Intel Corporation | Link and lane level packetization scheme of encoding in serial links |
US8036248B2 (en) * | 2008-10-29 | 2011-10-11 | Silicon Image, Inc. | Method, apparatus, and system for automatic data aligner for multiple serial receivers |
JP5217946B2 (ja) * | 2008-11-19 | 2013-06-19 | 株式会社リコー | 半導体回路及び信号伝送システム |
JP5266164B2 (ja) * | 2009-08-25 | 2013-08-21 | ルネサスエレクトロニクス株式会社 | データ受信装置 |
JP2011071852A (ja) * | 2009-09-28 | 2011-04-07 | Fujitsu Ltd | 伝送システムおよび伝送方法 |
JP5426326B2 (ja) * | 2009-11-09 | 2014-02-26 | ルネサスエレクトロニクス株式会社 | データ受信装置、データ受信方法、及びプログラム |
TWI423007B (zh) * | 2009-12-31 | 2014-01-11 | Via Tech Inc | 串列匯流排裝置以及其時脈差補償方法 |
TW201142613A (en) * | 2010-05-31 | 2011-12-01 | Jmicron Technology Corp | Timing aligning circuit and timing aligning method for aligning data transmitting timing of a plurality of lanes |
US8488729B1 (en) * | 2010-09-10 | 2013-07-16 | Altera Corporation | Deskew across high speed data lanes |
JP5595303B2 (ja) * | 2011-02-23 | 2014-09-24 | ルネサスエレクトロニクス株式会社 | データ受信装置、データ受信方法及びプログラム |
WO2013001631A1 (ja) * | 2011-06-29 | 2013-01-03 | 富士通株式会社 | 伝送装置、伝送回路、伝送システムおよび伝送装置の制御方法 |
KR101876418B1 (ko) | 2012-04-05 | 2018-07-10 | 한국전자통신연구원 | Pci 익스프레스 디스큐 장치 및 그 방법 |
US9600431B2 (en) | 2012-10-22 | 2017-03-21 | Intel Corporation | High performance interconnect physical layer |
KR101925694B1 (ko) | 2013-12-26 | 2018-12-05 | 인텔 코포레이션 | 멀티칩 패키지 링크 |
GB2524979A (en) * | 2014-04-08 | 2015-10-14 | Ibm | Method for verifying the functionality of a digital circuit |
US9666263B2 (en) * | 2015-10-07 | 2017-05-30 | Samsung Electronics Co., Ltd. | DIMM SSD SoC DRAM byte lane skewing |
US10789201B2 (en) * | 2017-03-03 | 2020-09-29 | Intel Corporation | High performance interconnect |
US10445265B2 (en) * | 2017-10-20 | 2019-10-15 | Cisco Technology, Inc. | Method and apparatus for deskewing decentralized data streams |
TWI782694B (zh) * | 2021-09-06 | 2022-11-01 | 智原科技股份有限公司 | 時序調整電路、時序不對稱消除方法及接收電路 |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06164564A (ja) * | 1992-11-19 | 1994-06-10 | Nec Eng Ltd | データ転送システム |
JP3387379B2 (ja) * | 1997-09-01 | 2003-03-17 | 富士通株式会社 | パラレルデータスキュー検出回路 |
US6336192B1 (en) | 1998-02-16 | 2002-01-01 | Nippon Telegraph And Telephone Corporation | Parallel redundancy encoding apparatus |
US6678842B1 (en) * | 1998-12-14 | 2004-01-13 | Agere Systems Inc. | Communications system and associated deskewing methods |
US6654897B1 (en) * | 1999-03-05 | 2003-11-25 | International Business Machines Corporation | Dynamic wave-pipelined interface apparatus and methods therefor |
JP3758953B2 (ja) | 2000-07-21 | 2006-03-22 | 富士通株式会社 | スキュー補正装置 |
JP2002135234A (ja) * | 2000-10-20 | 2002-05-10 | Mitsubishi Electric Corp | スキュー調整回路 |
US7020729B2 (en) * | 2002-05-16 | 2006-03-28 | Intel Corporation | Protocol independent data transmission interface |
KR100440585B1 (ko) | 2002-05-24 | 2004-07-19 | 한국전자통신연구원 | 대용량 데이터의 분할 전송을 위한 다중 레인간의 비틀림정렬 장치 및 방법, 그리고 기록매체 |
US7203853B2 (en) * | 2002-11-22 | 2007-04-10 | Intel Corporation | Apparatus and method for low latency power management on a serial data link |
TWI221975B (en) * | 2003-07-22 | 2004-10-11 | Via Tech Inc | Apparatus and method of a high-speed serial link with de-emphasis function |
US20050024926A1 (en) * | 2003-07-31 | 2005-02-03 | Mitchell James A. | Deskewing data in a buffer |
TWI221974B (en) * | 2003-08-05 | 2004-10-11 | Genesys Logic Inc | Lane sequencing method for PCI express and the associated devices |
CN1836414A (zh) * | 2003-08-11 | 2006-09-20 | 皇家飞利浦电子股份有限公司 | 多条串行字节线的自动重新对齐 |
US7631118B2 (en) * | 2003-12-31 | 2009-12-08 | Intel Corporation | Lane to lane deskewing via non-data symbol processing for a serial point to point link |
US7339995B2 (en) * | 2003-12-31 | 2008-03-04 | Intel Corporation | Receiver symbol alignment for a serial point to point link |
US7444558B2 (en) * | 2003-12-31 | 2008-10-28 | Intel Corporation | Programmable measurement mode for a serial point to point link |
US20050144341A1 (en) * | 2003-12-31 | 2005-06-30 | Schmidt Daren J. | Buffer management via non-data symbol processing for a point to point link |
JP4456432B2 (ja) * | 2004-08-02 | 2010-04-28 | 富士通株式会社 | 基準信号を用いて同期伝送を行う装置および方法 |
US7174412B2 (en) * | 2004-08-19 | 2007-02-06 | Genesys Logic, Inc. | Method and device for adjusting lane ordering of peripheral component interconnect express |
JP4330146B2 (ja) * | 2004-08-19 | 2009-09-16 | Necエンジニアリング株式会社 | スキュー調整回路 |
-
2005
- 2005-01-10 KR KR1020050001995A patent/KR20060081522A/ko not_active Application Discontinuation
-
2006
- 2006-01-05 JP JP2006000819A patent/JP4870435B2/ja active Active
- 2006-01-07 US US11/326,622 patent/US7434114B2/en active Active
- 2006-01-09 TW TW095100726A patent/TWI382317B/zh active
Also Published As
Publication number | Publication date |
---|---|
KR20060081522A (ko) | 2006-07-13 |
US20060156083A1 (en) | 2006-07-13 |
JP4870435B2 (ja) | 2012-02-08 |
US7434114B2 (en) | 2008-10-07 |
TWI382317B (zh) | 2013-01-11 |
JP2006202281A (ja) | 2006-08-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200636492A (en) | Method of compensating for a byte skew of PCI express and PCI express physical layer receiver for the same | |
GB2489902A (en) | Interface | |
WO2009008679A3 (en) | Method for generating downlink frame, and method for searching cell | |
IN2014MN01630A (zh) | ||
WO2009105542A3 (en) | A method and apparatus for secure trusted time techniques | |
WO2007100916A3 (en) | Systems, methods, and media for outputting a dataset based upon anomaly detection | |
WO2007038033A3 (en) | Method and apparatus for late timing transition detection | |
ATE505846T1 (de) | Musterabhängiger phasendetektor zur taktwiedergewinnung | |
TW200629079A (en) | Concurrent PCI express with SDVO | |
GB2447362A (en) | Receive clock deskewing method,apparatus and system | |
WO2007136742A3 (en) | Methods and apparatus for cooperator installed meters | |
WO2008021693A3 (en) | Method and apparatus for error detection in a data block | |
TW200801963A (en) | Apparatus and method for transmitting outgoing data using data descriptors | |
WO2011037805A3 (en) | Shared face training data | |
WO2012030161A3 (en) | Method and apparatus for signaling in digital radio systems | |
WO2008061086A3 (en) | Digital signal processor debugging during power transitions | |
TWI265469B (en) | An apparatus and method for compensating regional uniformity of a display panel | |
WO2008059393A3 (en) | System for embedding data | |
CA2670410C (en) | Tagged petroleum products and methods of detecting the same | |
GB2474983A (en) | DMA engine | |
MX2010003638A (es) | Un metodo y un aparato para procesar una se?al. | |
GB2467705A (en) | Modifying system routing information in link based systems | |
GB2459805A (en) | System and method for processing data and control messages in a communication system | |
WO2007072051A3 (en) | Data tracking system | |
FI20040182A0 (fi) | Tietojenkäsittelymenetelmä, korjain ja vastaanotin |